{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:09:13Z","timestamp":1730261353036,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/idt.2014.7038618","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T15:01:34Z","timestamp":1424185294000},"page":"225-230","source":"Crossref","is-referenced-by-count":1,"title":["High throughput parallel montgomery modular exponentiation on FPGA"],"prefix":"10.1109","author":[{"given":"Anane","family":"Nadjia","sequence":"first","affiliation":[]},{"given":"Anane","family":"Mohamed","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"Three hardware architectures for the binary modular exponentiation","volume":"53","author":"nedjah","year":"2006","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"2","first-page":"188","article-title":"Fast modular exponentiation","volume":"1","author":"egecioglu","year":"1990","journal-title":"International Conference on New Trends in Communication Control and Signal Processing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344698"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1976.1055638"},{"key":"7","article-title":"Design and implementation of high-performance modular exponentiation arithmetic unit","author":"hong","year":"2009","journal-title":"First International Conference on Information Science and Engineering (Icise"},{"key":"6","article-title":"A new modular exponentiation architecture for efficient design of rsa cryptosystem","volume":"16","author":"shieh","year":"2008","journal-title":"IEEE Trans VLSI Systems"},{"key":"5","first-page":"40","article-title":"Right-to-left or left-to-right exponentiation?","author":"walter","year":"2010","journal-title":"First International Workshop on Constructive Side-Channel Analysis and Secure Design Cosade"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2007.013290"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991230"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"11","article-title":"Fpga implementation of the m-ary modular exponentiation","author":"anane","year":"2013","journal-title":"8th Inter National Design & Test Symposium"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2010.08.023"}],"event":{"name":"2014 9th International Design & Test Symposium (IDT)","start":{"date-parts":[[2014,12,16]]},"location":"Algeries, Algeria","end":{"date-parts":[[2014,12,18]]}},"container-title":["2014 9th International Design and Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021862\/7038563\/07038618.pdf?arnumber=7038618","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T22:23:02Z","timestamp":1490307782000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7038618\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/idt.2014.7038618","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}