{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:52:49Z","timestamp":1729615969066,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,12]]},"DOI":"10.1109\/idt.2015.7396738","type":"proceedings-article","created":{"date-parts":[[2016,2,4]],"date-time":"2016-02-04T21:56:52Z","timestamp":1454623012000},"page":"66-71","source":"Crossref","is-referenced-by-count":9,"title":["Multiple fault testing in systems-on-chip with high-level decision diagrams"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[]},{"given":"Stephen Adeboye","family":"Oyeniran","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Scholzel","sequence":"additional","affiliation":[]},{"given":"Heinrich T.","family":"Vierhaus","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2298\/FUEE1103303U"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3.ch004"},{"key":"ref14","article-title":"New Fault Models and Self-Test Generation for Microprocessors using HLDDs","author":"jasnetski","year":"2015","journal-title":"IEEE DDECS"},{"key":"ref15","first-page":"429","volume":"c 29","author":"thatte","year":"1980","journal-title":"Test Generation for Microprocessors IEEE Trans on Computers"},{"key":"ref16","article-title":"SW-based self-test methodology for processor cores","volume":"20","author":"chen","year":"2001","journal-title":"IEEE Trans CAD of ICs and Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.77"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569601"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580093"},{"journal-title":"Efficient Techniques for Multiple Fault Test Generation","year":"1994","author":"kajihara","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RFTS.1991.212943"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"418","DOI":"10.3176\/phys.math.1982.4.07","article-title":"Complete Test Pattern Generation for Combinational Networks","author":"ubar","year":"1982","journal-title":"Proceedings of the Estonian Academy of Sciences Physics Mathematics"},{"key":"ref7","first-page":"31","article-title":"Testing of Missing of Faults on the Node of Comb. Circuit","author":"kogan","year":"1976","journal-title":"Avtomatika I Vychislitelnaja Tehnika Automation and Computer Engineering"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3952"},{"key":"ref1","first-page":"113","article-title":"Testing of Multiple Faults in Comb Circuits","author":"birger","year":"1975","journal-title":"Avtomatika i Telemehanika No 8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261243"}],"event":{"name":"2015 10th International Design & Test Symposium (IDT)","start":{"date-parts":[[2015,12,14]]},"location":"Dead Sea, Amman, Jordan","end":{"date-parts":[[2015,12,16]]}},"container-title":["2015 10th International Design & Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7383418\/7396715\/07396738.pdf?arnumber=7396738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,3]],"date-time":"2022-06-03T10:14:21Z","timestamp":1654251261000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7396738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/idt.2015.7396738","relation":{},"subject":[],"published":{"date-parts":[[2015,12]]}}}