{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:00:00Z","timestamp":1757613600005,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/idt.2016.7843022","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:19Z","timestamp":1486482979000},"page":"98-103","source":"Crossref","is-referenced-by-count":5,"title":["A narrative of UVM testbench environment for interconnection routers: A practical approach"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"El-Naggar","sequence":"first","affiliation":[{"name":"EE Department, Alexandria University, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Essraa","family":"Massoud","sequence":"additional","affiliation":[{"name":"EE Department, Alexandria University, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Medhat","sequence":"additional","affiliation":[{"name":"EE Department, Alexandria University, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hala","family":"Ibrahim","sequence":"additional","affiliation":[{"name":"EE Department, Alexandria University, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bassma","family":"Al-Abassy","sequence":"additional","affiliation":[{"name":"EE Department, Alexandria University, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sameh","family":"El-Ashry","sequence":"additional","affiliation":[{"name":"CSE Department, Ain Shams University, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mostafa","family":"Khamis","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Cairo, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Shalaby","sequence":"additional","affiliation":[{"name":"ECE Department, Egypt-Japan University of Science and Technology (E-JUST), Alexandria, Egypt"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1994.323752"},{"key":"ref3","article-title":"UVM Rapid Adoption: A Practical Subset of UVM","author":"stuart","year":"2015","journal-title":"DVCON"},{"key":"ref10","article-title":"Network on chip routing algorithms","author":"ville","year":"2006","journal-title":"Turku Centre for Computer Science"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CoNMedia.2013.6708540"},{"key":"ref5","first-page":"325","article-title":"The development of advanced verification environments using System Verilog","year":"0","journal-title":"Signals and Systems Conference 208 (ISSC 2008) IET Irish"},{"key":"ref8","article-title":"Reusable Test bench for Network on Chip Router using Advanced Verification Methodologies","author":"lakshmi","year":"0","journal-title":"International Journal of Science and Modern Engineering (IJISME)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2014.6949913"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"ref9","article-title":"System level modeling and verification for routers of 3D-NoC based on system C","author":"han","year":"2015","journal-title":"Electron Devices and Solid-State Circuits (EDSSC) 2015 IEEE International Conference on"},{"key":"ref1","article-title":"Survey of Network on Chip (NoC) Architectures and Contributions","volume":"3","author":"agarwal","year":"2009","journal-title":"Journal Of Engineering Computing And Architecture"}],"event":{"name":"2016 11th International Design & Test Symposium (IDT)","start":{"date-parts":[[2016,12,18]]},"location":"Hammamet, Tunisia","end":{"date-parts":[[2016,12,20]]}},"container-title":["2016 11th International Design & Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833312\/7842992\/07843022.pdf?arnumber=7843022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T21:59:04Z","timestamp":1757023144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7843022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/idt.2016.7843022","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}