{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T17:59:48Z","timestamp":1757613588279,"version":"3.44.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/idt.2016.7843034","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:19Z","timestamp":1486482979000},"page":"165-170","source":"Crossref","is-referenced-by-count":12,"title":["Non-volatile look-up table based FPGA implementations"],"prefix":"10.1109","author":[{"given":"Lei","family":"Xie","sequence":"first","affiliation":[{"name":"Laboratory of Computer Engineering, Delft University of Technology, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoang Anh","family":"Du Nguyen","sequence":"additional","affiliation":[{"name":"Laboratory of Computer Engineering, Delft University of Technology, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Laboratory of Computer Engineering, Delft University of Technology, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Laboratory of Computer Engineering, Delft University of Technology, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[{"name":"Laboratory of Computer Engineering, Delft University of Technology, the Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Alfailakawi","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, University of Kuwait, Kuwait"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"2012","author":"betz","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref13","article-title":"Mrlmemristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"CNNA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"year":"0","key":"ref15","article-title":"Abc: A system for sequential synthesis and verification"},{"year":"0","key":"ref16","article-title":"Vpr and t-vpack: Versatile packing, placement and routing for fpgas"},{"key":"ref17","article-title":"Design and analysis of crossbar architecture based on crs non-volatile memory cells","author":"zhao","year":"2014","journal-title":"JPDC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201103379"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1038\/nnano.2012.240","article-title":"Memristive devices for computing","author":"yang","year":"2013","journal-title":"Nature Nanotechnology"},{"journal-title":"ITRS ERD report","year":"2010","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180587"},{"key":"ref5","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"DATE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref7","article-title":"rfga: Cmos-nano hybrid fpga using rram components","author":"liu","year":"2008","journal-title":"Nanoarch"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-23096-7","author":"hoefflinger","year":"2012","journal-title":"Chips 2020 A Guide to the Future of Nanoelectronics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"journal-title":"FPGA Place-and-Route Challenge","year":"0","key":"ref21"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"}],"event":{"name":"2016 11th International Design & Test Symposium (IDT)","start":{"date-parts":[[2016,12,18]]},"location":"Hammamet, Tunisia","end":{"date-parts":[[2016,12,20]]}},"container-title":["2016 11th International Design & Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833312\/7842992\/07843034.pdf?arnumber=7843034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T21:58:53Z","timestamp":1757023133000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7843034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/idt.2016.7843034","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}