{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,28]],"date-time":"2026-06-28T05:03:07Z","timestamp":1782622987340,"version":"3.54.5"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/idt.2016.7843061","type":"proceedings-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T15:56:19Z","timestamp":1486482979000},"page":"313-318","source":"Crossref","is-referenced-by-count":4,"title":["Embedded FPGA accelerator for Wireless Sensor Network nodes"],"prefix":"10.1109","author":[{"given":"Hajer","family":"Saidi","sequence":"first","affiliation":[{"name":"CES Research Laboratory, National School of Engineers of Sfax, University of Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mariem","family":"Turki","sequence":"additional","affiliation":[{"name":"CES Research Laboratory, National School of Engineers of Sfax, University of Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[{"name":"Mentor Graphics, Tunis, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohammed S.","family":"Ben Saleh","sequence":"additional","affiliation":[{"name":"National Electronics and Photonics Technology Center, King Abdulaziz City for Science and Technology, Riyadh, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[{"name":"CES Research Laboratory, National School of Engineers of Sfax, University of Sfax, Tunisia"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"blanchardon","year":"2016","journal-title":"Synthèse d'architectures de circuits FPGA tolérants aux défauts"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.62145"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.655177"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611844"},{"key":"ref16","author":"dehon","year":"1996","journal-title":"Reconfigurable architectures for general purpose computing"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/92.585219","article-title":"Hierarchical interconnection structures for Field programmable gate arrays","volume":"5","author":"lai","year":"1997","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"ref18","author":"inc","year":"2009","journal-title":"Menta eFPGA core-ii data sheet brief"},{"key":"ref19","year":"0"},{"key":"ref4","article-title":"Toward Realisation of Wireless Sensor Network based Water Pipeline Monitoring Systems: A Comprehensive Review of Techniques and Platforms","author":"obeid","year":"2015","journal-title":"IET J Sci Meas Technol"},{"key":"ref3","article-title":"Architecture of WirelessSensor Nodes for Water Monitoring Applications: From Microcontroller-based System to SoC Solutions","author":"karray","year":"0","journal-title":"IMEKO'2014"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PIMRC.2016.7794903"},{"key":"ref5","article-title":"Power aware deployment and routing scheme for water pipeline monitoring based on Wiresless Sensor Networks","author":"elleuchi","year":"2016","journal-title":"Journalof Information A ssurance and Security"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"ref7","article-title":"Intégration d'un FPGA dans un système sur puce","author":"mrabet","year":"2005","journal-title":"SETIT 2005 3rd International Conference Sciences of Electronic Technologies of Information and Telecommunications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6861346"},{"key":"ref1","article-title":"A Survey on Centralised and Distributed Clustering Routing Algorithms for WSNs (PDF)","year":"2015","journal-title":"IEEE 81st Vehicular Technology Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/259837"},{"key":"ref20","article-title":"towards synthetic benchmarks generator for cad tool evaluation","author":"turki","year":"2012","journal-title":"PrIMe"},{"key":"ref22","author":"yiu","year":"2011","journal-title":"The Definitive Guide to the ARM Cortex-M0"},{"key":"ref21","author":"marrakchi","year":"2008","journal-title":"Exploration et optimisation d'architectures FPGA arborescentes"}],"event":{"name":"2016 11th International Design & Test Symposium (IDT)","location":"Hammamet, Tunisia","start":{"date-parts":[[2016,12,18]]},"end":{"date-parts":[[2016,12,20]]}},"container-title":["2016 11th International Design & Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833312\/7842992\/07843061.pdf?arnumber=7843061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T21:59:00Z","timestamp":1757023140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7843061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/idt.2016.7843061","relation":{},"subject":[],"published":{"date-parts":[[2016,12]]}}}