{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:18:42Z","timestamp":1730261922157,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iecon.2015.7392159","type":"proceedings-article","created":{"date-parts":[[2016,3,8]],"date-time":"2016-03-08T17:52:31Z","timestamp":1457459551000},"page":"000550-000555","source":"Crossref","is-referenced-by-count":0,"title":["Clock speed optimization of runtime reconfigurable systems by signal latency measurement"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Meyer","sequence":"first","affiliation":[]},{"given":"Jan","family":"Haase","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Eckert","sequence":"additional","affiliation":[]},{"given":"Bernd","family":"Klauer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966708"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/OPTIM.2014.6850952"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CADGraphics.2013.22"},{"key":"ref14","first-page":"628","article-title":"Timing-driven routing for symmetrical-array-based FPGAs","author":"zhua","year":"1998","journal-title":"Computer Design VLSI in Computers and Processors 1998 ICCD '98 Proceedings International Conference on"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.552083"},{"key":"ref16","first-page":"2","article-title":"Clock Domain Crossing","author":"biddappa","year":"2005","journal-title":"The Cadence India Newsletter"},{"article-title":"Multicore Reconfiguration Platform - A Research and Evaluation FPGA Framework for Runtime Reconfigurable Systems","year":"2015","author":"meyer","key":"ref4"},{"article-title":"FPGA-Based System Virtual Machines","year":"2014","author":"eckert","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SPI.2002.258304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2082156.2082185"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536503"},{"key":"ref7","volume":"153","author":"koch","year":"2012","journal-title":"Partial Reconfiguration on FPGAs Architectures Tools and Applications"},{"key":"ref2","first-page":"65","article-title":"Benefits of partial reconfiguration","volume":"55","author":"kao","year":"2005","journal-title":"Xcell Journal"},{"journal-title":"Partial Reconfiguration User Guide","year":"2013","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0119-4"}],"event":{"name":"IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society","start":{"date-parts":[[2015,11,9]]},"location":"Yokohama","end":{"date-parts":[[2015,11,12]]}},"container-title":["IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7378180\/7392066\/07392159.pdf?arnumber=7392159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:35:38Z","timestamp":1490384138000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7392159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iecon.2015.7392159","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}