{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:20:36Z","timestamp":1730262036268,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iecon.2015.7392606","type":"proceedings-article","created":{"date-parts":[[2016,3,8]],"date-time":"2016-03-08T22:52:31Z","timestamp":1457477551000},"page":"003283-003288","source":"Crossref","is-referenced-by-count":1,"title":["Design of a computational nonvolatile RAM for a greedy energy-efficient VLSI processor"],"prefix":"10.1109","author":[{"given":"Akira","family":"Mochizuki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoto","family":"Yube","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842890"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130772"},{"key":"ref11","first-page":"70","article-title":"22nm Next-Generation IBM System z Microprocessor","author":"warnock","year":"2014","journal-title":"IEEE intenational Solid-State Circuits Conference (ISSCC) Digest of Technical Papers"},{"key":"ref5","first-page":"106","article-title":"Fabrication of a 99%-Energy-Less Nonvolatile Multi-Functional CAM Chip Using Hierarchical Power Gating for a Massively-Parallel Full-Text-Search Engine","author":"matsunaga","year":"2013","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref12","first-page":"97","article-title":"Highly reliable and low-power nonvolatile cache memory with advanced perpendicular STT-MRAM for highperformance CPU","author":"noguchi","year":"2014","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.894617"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825235"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.04ED04"},{"key":"ref1","first-page":"141","article-title":"Towards Nanocomputer Architecture","volume":"6","author":"beckett","year":"2002","journal-title":"Seventh Asia-Pacific Computer Systems Architecture Conference (ACSAC2002)"}],"event":{"name":"IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society","start":{"date-parts":[[2015,11,9]]},"location":"Yokohama","end":{"date-parts":[[2015,11,12]]}},"container-title":["IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7378180\/7392066\/07392606.pdf?arnumber=7392606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T23:27:51Z","timestamp":1490398071000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7392606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iecon.2015.7392606","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}