{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T07:29:48Z","timestamp":1750750188348,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/iecon.2018.8591540","type":"proceedings-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T22:30:15Z","timestamp":1547850615000},"page":"4071-4077","source":"Crossref","is-referenced-by-count":14,"title":["A Perspective on Safety and Real-Time Issues for GPU Accelerated ADAS"],"prefix":"10.1109","author":[{"given":"Ignacio Sanudo","family":"Olmedo","sequence":"first","affiliation":[]},{"given":"Nicola","family":"Capodieci","sequence":"additional","affiliation":[]},{"given":"Roberto","family":"Cavicchioli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513907"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.041"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1016\/j.micpro.2017.06.016","article-title":"A software stack for next-generation automotive systems on many-core heterogeneous platforms","volume":"52","author":"burgio","year":"2017","journal-title":"Microprocessors and Microsystems"},{"key":"ref35","article-title":"Functional safety and the gpu","author":"bramley","year":"2017","journal-title":"GPU Technology Conference NVIDIA GTC 2017"},{"key":"ref34","first-page":"55","article-title":"A hardware redundancy and recovery mechanism for reliable scientific computation on graphics processors","volume":"2007","author":"sheaffer","year":"2007","journal-title":"Graphics Hardware"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3139258.3139270"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.26"},{"key":"ref13","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS) 2013 IEEE 19th"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2017.8001432"},{"journal-title":"Timegraph Gpu scheduling for real-time multi-tasking environments","year":"2011","author":"kato","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509411"},{"key":"ref17","first-page":"373","article-title":"Static gpu threads and an improved scan algorithm","author":"breitbart","year":"2010","journal-title":"European Conference on Parallel Processing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PAAP.2015.13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3018743.3018748"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818979"},{"key":"ref4","first-page":"279","article-title":"Wcet measurement-based and extreme value theory characterisation of cuda kernels","author":"berezovskyi","year":"2014","journal-title":"Proceedings of the 22nd International Conference on Real-Time Networks and Systems"},{"key":"ref27","article-title":"Xengt: A software based intel graphics virtualization solution","author":"shan","year":"2013","journal-title":"Xen Project Developer Summit Edinburgh Scotland"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.29"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.20"},{"key":"ref29","first-page":"1","article-title":"Impact of 12 cache locking on gpu performance","author":"picchi","year":"2015","journal-title":"Proc IEEE SouthEastCon 2015"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815992"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"539","DOI":"10.23919\/DATE.2018.8342066","article-title":"Heprem: Enabling predictable gpu execution on heterogeneous soc","author":"forsberg","year":"2018","journal-title":"2018 Design Automation Test in Europe Conference Exhibition (DATE)"},{"journal-title":"Real-time scheduling for GPUS with applications in advanced automotive systems","year":"2015","author":"elliott","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BF00571421"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"journal-title":"Intel White Paper","article-title":"The compute architecture of intel processor graphics gen 9, v. 1.0","year":"2015","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037742"},{"journal-title":"International Organization for Standardization Geneva CH Standard","article-title":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems","year":"2000","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470477"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"ref23","first-page":"45","article-title":"Real-time Cache Management Framework for Multi-core Architectures","author":"caccamo","year":"2013","journal-title":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS) RTAS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3068281"},{"key":"ref25","first-page":"109","article-title":"Gpuvm: Why not virtualizing gpus at the hypervisor?","author":"suzuki","year":"2014","journal-title":"USENIX Annual Technical Conference"}],"event":{"name":"IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society","start":{"date-parts":[[2018,10,21]]},"location":"Washington, DC","end":{"date-parts":[[2018,10,23]]}},"container-title":["IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8560606\/8591058\/08591540.pdf?arnumber=8591540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:01:41Z","timestamp":1598223701000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8591540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/iecon.2018.8591540","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}