{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T01:45:28Z","timestamp":1725587128979},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,18]],"date-time":"2020-10-18T00:00:00Z","timestamp":1602979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,18]],"date-time":"2020-10-18T00:00:00Z","timestamp":1602979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,18]],"date-time":"2020-10-18T00:00:00Z","timestamp":1602979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,18]]},"DOI":"10.1109\/iecon43393.2020.9255343","type":"proceedings-article","created":{"date-parts":[[2020,11,18]],"date-time":"2020-11-18T21:55:32Z","timestamp":1605736532000},"page":"3836-3840","source":"Crossref","is-referenced-by-count":0,"title":["Post-Silicon Validation Methodology for Resource-Constrained Neuromorphic Hardware"],"prefix":"10.1109","author":[{"given":"Yun Kwan","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishnu P.","family":"Nambiar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kim Seng","family":"Goh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anh","family":"Tuan Do","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"130","article-title":"Built-in self-test and diagnosis of multiple embedded cores in SoCs","author":"stroud","year":"2005","journal-title":"Proc International Conference on Embedded Systems and Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2019.00231"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570548462"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702647"},{"journal-title":"Semiconductor Memories Technology Testing and Reliability","year":"1997","author":"sharma","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2895210"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570547252"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.20"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2017.8046207"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644897"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2855145"},{"journal-title":"Verification Methodology Manual for SystemVerilog","year":"2005","author":"bergeron","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78293-3_18"}],"event":{"name":"IECON 2020 - 46th Annual Conference of the IEEE Industrial Electronics Society","start":{"date-parts":[[2020,10,18]]},"location":"Singapore, Singapore","end":{"date-parts":[[2020,10,21]]}},"container-title":["IECON 2020 The 46th Annual Conference of the IEEE Industrial Electronics Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9254213\/9254215\/09255343.pdf?arnumber=9255343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:56:45Z","timestamp":1656453405000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9255343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,18]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iecon43393.2020.9255343","relation":{},"subject":[],"published":{"date-parts":[[2020,10,18]]}}}