{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:25:19Z","timestamp":1730262319536,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,17]],"date-time":"2022-10-17T00:00:00Z","timestamp":1665964800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,17]],"date-time":"2022-10-17T00:00:00Z","timestamp":1665964800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,17]]},"DOI":"10.1109\/iecon49645.2022.9968635","type":"proceedings-article","created":{"date-parts":[[2022,12,9]],"date-time":"2022-12-09T18:45:34Z","timestamp":1670611534000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["In-Circuit Debugger for Wireless Real-Time Monitoring and Diagnosis of FPGA Applications"],"prefix":"10.1109","author":[{"given":"Veit","family":"Wiese","sequence":"first","affiliation":[{"name":"University of Siegen"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Schmidt","sequence":"additional","affiliation":[{"name":"Eskitec GmbH i.G."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Darshak","family":"Sheladiya","sequence":"additional","affiliation":[{"name":"Eskitec GmbH i.G."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Obermaisser","sequence":"additional","affiliation":[{"name":"University of Siegen"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICETET.2009.205"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICSPCC.2013.6664127"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISCAS.2004.1329364"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ASICON.2009.5351351"},{"year":"2016","author":"Acevedo","article-title":"Fpga-based hardware-in-the-loop co-simulator platform for systemmodeler","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TEST.2002.1041867"},{"key":"ref7","first-page":"99","article-title":"Integrated design of the fault test structure and the debugging structure","volume":"28","author":"Li","year":"2008","journal-title":"Computer Engineering & Science"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/SOSE.2016.42"},{"year":"2005","author":"Eriksson","article-title":"Evaluation of hardware test methods for vlsi systems","key":"ref9"}],"event":{"name":"IECON 2022 \u2013 48th Annual Conference of the IEEE Industrial Electronics Society","start":{"date-parts":[[2022,10,17]]},"location":"Brussels, Belgium","end":{"date-parts":[[2022,10,20]]}},"container-title":["IECON 2022 \u2013 48th Annual Conference of the IEEE Industrial Electronics Society"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9968313\/9968303\/09968635.pdf?arnumber=9968635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,2]],"date-time":"2024-09-02T04:31:46Z","timestamp":1725251506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9968635\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,17]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/iecon49645.2022.9968635","relation":{},"subject":[],"published":{"date-parts":[[2022,10,17]]}}}