{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T18:46:15Z","timestamp":1757616375097,"version":"3.44.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/ieeeconf44664.2019.9048700","type":"proceedings-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T01:10:33Z","timestamp":1585617033000},"page":"312-316","source":"Crossref","is-referenced-by-count":3,"title":["A Design Framework for Invertible Logic"],"prefix":"10.1109","author":[{"given":"N.","family":"Onizawa","sequence":"first","affiliation":[{"name":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"}]},{"given":"K.","family":"Nishino","sequence":"additional","affiliation":[{"name":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"}]},{"given":"S.","family":"Smithson","sequence":"additional","affiliation":[{"name":"McGill University,Department of Electrical and Computer Engineering,Canada"}]},{"given":"B.","family":"Meyer","sequence":"additional","affiliation":[{"name":"McGill University,Department of Electrical and Computer Engineering,Canada"}]},{"given":"W.","family":"Gross","sequence":"additional","affiliation":[{"name":"McGill University,Department of Electrical and Computer Engineering,Canada"}]},{"given":"H.","family":"Yamagata","sequence":"additional","affiliation":[{"name":"Canon Medical Systems Corp.,Advanced Research Laboratory,Japan"}]},{"given":"H.","family":"Fujita","sequence":"additional","affiliation":[{"name":"Canon Medical Systems Corp.,Advanced Research Laboratory,Japan"}]},{"given":"T.","family":"Hanyu","sequence":"additional","affiliation":[{"name":"Tohoku University,Research Institute of Electrical Communication,Sendai,Japan"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.954505"},{"article-title":"Stochastic Computing: Techniques and Applications","year":"2019","author":"gaudet","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030217"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2006.060570"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488901"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2247429"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654298"},{"article-title":"Verilator: Convert verilog code to C++\/SystemC","year":"2012","author":"snyder","key":"ref17"},{"article-title":"PuLP: A linear programming toolkit for python","year":"2011","author":"mitchell","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.cam.2016.11.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2771533"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838539"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.77.052331"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2752756"},{"key":"ref8","article-title":"Hardware emulation of stochastic p-bits for invertible logic","volume":"7","author":"zeeshan pervaiz","year":"2017","journal-title":"Scientific Reports"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1209\/0295-5075\/99\/57004"},{"article-title":"Boltzmann machines: Constraint satisfaction networks that learn","year":"1984","author":"hinton","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevX.7.031014"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8618039"},{"article-title":"Weighted p-bits for FPGA implementation of probabilistic circuits","year":"2017","author":"zeeshan pervaiz","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2889732"}],"event":{"name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","start":{"date-parts":[[2019,11,3]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 53rd Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9034466\/9048648\/09048700.pdf?arnumber=9048700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:16:22Z","timestamp":1757096182000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9048700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ieeeconf44664.2019.9048700","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}