{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:30:59Z","timestamp":1761989459576,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/ieeeconf44664.2019.9048878","type":"proceedings-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T01:10:33Z","timestamp":1585617033000},"page":"1601-1605","source":"Crossref","is-referenced-by-count":2,"title":["A Parameterized and Minimal Resource Soft Processor for Programmable Logic"],"prefix":"10.1109","author":[{"given":"Christopher L.","family":"Felton","sequence":"first","affiliation":[]},{"given":"Barry K.","family":"Gilbert","sequence":"additional","affiliation":[]},{"given":"Clifton R.","family":"Haider","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2007.55"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341449"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1006\/jmca.1994.1015"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2015.7158664"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760808"},{"journal-title":"PicoRV32 - A Size-Optimized RISC-V CPU","year":"2015","key":"ref15"},{"journal-title":"V7 engine","year":"2018","key":"ref16"},{"journal-title":"SERV The SErial RISC-V CPU","article-title":"2019-04-01","year":"2018","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2017.8335384"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"hennessy","key":"ref19"},{"journal-title":"RISC-V Tests","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-77610-1_2"},{"journal-title":"The MIPS Programmer s Handbook","year":"1993","author":"farquhar","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.13"},{"journal-title":"Nios II Processor Reference Handbook","year":"2008","key":"ref6"},{"journal-title":"RISC-V formal verification framework","year":"0","key":"ref29"},{"journal-title":"ZPU processor","year":"2008","key":"ref5"},{"journal-title":"Microblaze processor reference guide (2008) version 9 0","year":"2008","key":"ref8"},{"journal-title":"PicoBlaze 8-bit embedded microcontroller user guide","year":"2006","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927387"},{"journal-title":"LM32 soft processor from lattice","year":"2010","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2010.5483016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2245908"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2651054"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCC.2010.2049262"},{"journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA","year":"2017","author":"waterman","key":"ref24"},{"year":"0","key":"ref23"},{"key":"ref26","article-title":"Myhdl: A python-based hardware description language","volume":"2004","author":"decaluwe","year":"2004","journal-title":"Linux J"},{"key":"ref25","article-title":"2017-10-20","author":"decaluwe","year":"2012","journal-title":"Myhdl"}],"event":{"name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","start":{"date-parts":[[2019,11,3]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 53rd Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9034466\/9048648\/09048878.pdf?arnumber=9048878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:48:11Z","timestamp":1658080091000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9048878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/ieeeconf44664.2019.9048878","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}