{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:15:58Z","timestamp":1773414958248,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/ieeeconf44664.2019.9048881","type":"proceedings-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T01:10:33Z","timestamp":1585617033000},"page":"608-613","source":"Crossref","is-referenced-by-count":2,"title":["A Variable-Latency Architecture for Accelerating Deterministic Approaches to Stochastic Computing"],"prefix":"10.1109","author":[{"given":"Alexander J.","family":"Groszewski","sequence":"first","affiliation":[{"name":"The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}]},{"given":"Earl E.","family":"Swartzlander","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin,Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240797"},{"key":"ref3","article-title":"Digital yet deliberately random: synthesizing logical computation on stochastic bit streams","author":"qian","year":"2011","journal-title":"PhD dissertation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697451"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697443"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822300"},{"key":"ref7","article-title":"Low latency parallel implementation of traditionally-called stochastic circuits using deterministic shuffle networks","author":"wang","year":"2018","journal-title":"Asia South Pacific Design Automation Conf (ASP-DAC)"},{"key":"ref2","article-title":"A deterministic approach to stochastic computing","author":"jenson","year":"2016","journal-title":"IEEE\/ACM Conference on Computer-Aided Design (ICCAD)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5841-9_2"}],"event":{"name":"2019 53rd Asilomar Conference on Signals, Systems, and Computers","location":"Pacific Grove, CA, USA","start":{"date-parts":[[2019,11,3]]},"end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 53rd Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9034466\/9048648\/09048881.pdf?arnumber=9048881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,5]],"date-time":"2025-09-05T18:16:24Z","timestamp":1757096184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9048881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ieeeconf44664.2019.9048881","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}