{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:44:31Z","timestamp":1725583471714},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T00:00:00Z","timestamp":1635638400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,31]]},"DOI":"10.1109\/ieeeconf53345.2021.9723103","type":"proceedings-article","created":{"date-parts":[[2022,3,4]],"date-time":"2022-03-04T15:26:46Z","timestamp":1646407606000},"page":"43-48","source":"Crossref","is-referenced-by-count":0,"title":["Baud rate pattern-adaptable dual loop clock recovery for high speed serial links"],"prefix":"10.1109","author":[{"given":"Gaurav","family":"Malhotra","sequence":"first","affiliation":[{"name":"Samsung,Samsung Display America Lab,San Jose,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jalil","family":"Kamali","sequence":"additional","affiliation":[{"name":"Samsung,Samsung Display America Lab,San Jose,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Amirkhany","sequence":"additional","affiliation":[{"name":"Samsung,Samsung Display America Lab,San Jose,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433823"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6690975"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417908"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662379"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780251"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2015.7421208"},{"key":"ref3","first-page":"711","article-title":"Modeling of jitter in bang-bang clock and data recovery circuits","author":"lee","year":"2003","journal-title":"Proceedings of the IEEE 2003 Custom Integrated Circuits Conference 2003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"ref5","article-title":"Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems","author":"walker","year":"2003","journal-title":"Phase-Locking Locking in High-Performance Systems"},{"journal-title":"Probability random variables and stochastic processes","year":"1991","author":"papoulis","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.2011366"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2939342"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373481"}],"event":{"name":"2021 55th Asilomar Conference on Signals, Systems, and Computers","start":{"date-parts":[[2021,10,31]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2021,11,3]]}},"container-title":["2021 55th Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9723034\/9723086\/09723103.pdf?arnumber=9723103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,15]],"date-time":"2022-06-15T16:16:46Z","timestamp":1655309806000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9723103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,31]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ieeeconf53345.2021.9723103","relation":{},"subject":[],"published":{"date-parts":[[2021,10,31]]}}}