{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:25:34Z","timestamp":1773843934980,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,29]],"date-time":"2023-10-29T00:00:00Z","timestamp":1698537600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,29]],"date-time":"2023-10-29T00:00:00Z","timestamp":1698537600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,29]]},"DOI":"10.1109\/ieeeconf59524.2023.10477073","type":"proceedings-article","created":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T19:28:52Z","timestamp":1711999732000},"page":"1559-1563","source":"Crossref","is-referenced-by-count":3,"title":["Design and Synthesis of RISC-V Bit Manipulation Extensions"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Kim","sequence":"first","affiliation":[{"name":"Harvey Mudd College,Department of Engineering,Claremont,CA,USA,91711"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Harris","sequence":"additional","affiliation":[{"name":"Harvey Mudd College,Department of Engineering,Claremont,CA,USA,91711"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kip","family":"Macsai-Goren","sequence":"additional","affiliation":[{"name":"Harvey Mudd College,Department of Engineering,Claremont,CA,USA,91711"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"RISC-V Bit-Manipulation ISA-extensions","year":"2021","journal-title":"RISC-V International"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00014"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2019.8862170"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASID56930.2022.9995771"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/UralCon54942.2022.9906776"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CSNT48778.2020.9115759"},{"key":"ref7","article-title":"CORE-V Wally","year":"2023","journal-title":"OpenHW Group"},{"key":"ref8","year":"2023","journal-title":"RISC-V Architecture Test SIG"},{"key":"ref9","author":"Weste","year":"2010","journal-title":"CMOS VLSI Design: A Circuits and Systems Perspective"}],"event":{"name":"2023 57th Asilomar Conference on Signals, Systems, and Computers","location":"Pacific Grove, CA, USA","start":{"date-parts":[[2023,10,29]]},"end":{"date-parts":[[2023,11,1]]}},"container-title":["2023 57th Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10476702\/10476779\/10477073.pdf?arnumber=10477073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T05:10:59Z","timestamp":1712034659000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10477073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,29]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ieeeconf59524.2023.10477073","relation":{},"subject":[],"published":{"date-parts":[[2023,10,29]]}}}