{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T05:08:36Z","timestamp":1736917716129,"version":"3.33.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,20]],"date-time":"2024-10-20T00:00:00Z","timestamp":1729382400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,20]],"date-time":"2024-10-20T00:00:00Z","timestamp":1729382400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,20]]},"DOI":"10.1109\/ieeeconf63530.2024.10830795","type":"proceedings-article","created":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T19:40:37Z","timestamp":1736797237000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Area Efficient Multi-Memristor Bit Cell Design for Resistive Processing Unit-Based Neural Network Training"],"prefix":"10.1109","author":[{"given":"Gaurav","family":"R","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Ujwal","family":"Uttarwar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Shreyas","family":"Deshmukh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Jayatika","family":"Sakhuja","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Kunal","family":"Randad","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Samarth","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Akshata","family":"Koshti","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Anmol","family":"Biswas","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]},{"given":"Udayan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/bf00293853"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aceea6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2021.690418"},{"key":"ref6","article-title":"Recent advances in synaptic nonvolatile memory devices and compensating architectural and algorithmic methods toward fully integrated neuromorphic chips","volume":"20","author":"Kanghyeon","year":"2023","journal-title":"Advanced Materials Technologies 8"},{"key":"ref7","article-title":"Neuromorphic computing with multi-memristive synapses","volume":"1","author":"Irem","year":"2018","journal-title":"Nature communications 9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2805822"},{"key":"ref9","first-page":"8","article-title":"AI hardware acceleration with analog memory: Microarchitectures for low energy at high speed","volume":"6","year":"2019","journal-title":"Chang, H-Y."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"}],"event":{"name":"2024 22nd Non-Volatile Memory Technology Symposium (NVMTS)","start":{"date-parts":[[2024,10,20]]},"location":"Busan, Korea, Republic of","end":{"date-parts":[[2024,10,23]]}},"container-title":["2024 22nd Non-Volatile Memory Technology Symposium (NVMTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10830780\/10830794\/10830795.pdf?arnumber=10830795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,14]],"date-time":"2025-01-14T05:50:21Z","timestamp":1736833821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10830795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,20]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ieeeconf63530.2024.10830795","relation":{},"subject":[],"published":{"date-parts":[[2024,10,20]]}}}