{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:34Z","timestamp":1758893494606},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/igcc.2011.6008578","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T20:27:07Z","timestamp":1315859227000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["PCOUNT: A power aware fetch policy in Simultaneous Multithreading processors"],"prefix":"10.1109","author":[{"family":"Lichen Weng","sequence":"first","affiliation":[]},{"family":"Gang Quan","sequence":"additional","affiliation":[]},{"family":"Chen Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639374"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990697"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"journal-title":"SESC Simulator","year":"2005","author":"renau","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991129"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"1","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183522"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555794"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907062"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303005"},{"key":"9","first-page":"213","article-title":"A performance comparision of DRAM memory system optimizations for SMT processors","author":"zhu","year":"2005","journal-title":"Proceedings of the 11th International Symposium on High-Performance Computer Architecture"},{"key":"8","first-page":"78","article-title":"Memory bandwidth limitations of future microprocessor","author":"kagi","year":"1996","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"}],"event":{"name":"2011 International Green Computing Conference (IGCC)","start":{"date-parts":[[2011,7,25]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2011,7,28]]}},"container-title":["2011 International Green Computing Conference and Workshops"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5996362\/6008545\/06008578.pdf?arnumber=6008578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,11]],"date-time":"2024-04-11T11:20:27Z","timestamp":1712834427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6008578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/igcc.2011.6008578","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}