{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T05:12:37Z","timestamp":1730265157286,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/igcc.2011.6008607","type":"proceedings-article","created":{"date-parts":[[2011,9,12]],"date-time":"2011-09-12T20:27:07Z","timestamp":1315859227000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["VLSI testing and test power"],"prefix":"10.1109","author":[{"given":"Xiaoqing","family":"Wen","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700586"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2010.38"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"11","first-page":"352","article-title":"Test-quality\/cost optimization using output-deviation-based reordering of test patterns","volume":"27","author":"wang","year":"2008","journal-title":"IEEE Trans TCAD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"journal-title":"Electronic Design Automation Synthesis Verification and Test","year":"2008","author":"wang","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2008.274"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012373973-5.50012-7"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2009","author":"girard","key":"5"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.52"}],"event":{"name":"2011 International Green Computing Conference (IGCC)","start":{"date-parts":[[2011,7,25]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2011,7,28]]}},"container-title":["2011 International Green Computing Conference and Workshops"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5996362\/6008545\/06008607.pdf?arnumber=6008607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:54:32Z","timestamp":1490100872000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6008607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/igcc.2011.6008607","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}