{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T05:13:02Z","timestamp":1730265182561,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/igcc.2013.6604500","type":"proceedings-article","created":{"date-parts":[[2013,9,27]],"date-time":"2013-09-27T16:07:39Z","timestamp":1380298059000},"page":"1-10","source":"Crossref","is-referenced-by-count":8,"title":["REMEDIATE: A scalable fault-tolerant architecture for low-power NUCA cache in tiled CMPs"],"prefix":"10.1109","author":[{"given":"Abbas","family":"BanaiyanMofrad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houam","family":"Homayoun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasileios","family":"Kontorinis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"15","article-title":"Graph coloring algorithms","volume":"5","author":"klotz","year":"2002","journal-title":"Mathematik-Bericht"},{"key":"16","first-page":"739","article-title":"New graph coloring algorithms","volume":"2","author":"ai-omari","year":"2006","journal-title":"Am Math Statist"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2025766"},{"key":"14","first-page":"240","article-title":"A 256 kb sub-threshold SRAM i n 65nm cmos","author":"calhoun an","year":"2006","journal-title":"Proc ISSCC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038715"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763096"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543757"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"23","article-title":"Orion: A power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc MICRO"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"25","article-title":"Symbiotic j ob scheduling for a simultaneous multithreading architecture","author":"snavely","year":"2000","journal-title":"Proc ASFLOS"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090795"},{"key":"27","article-title":"EMC': Less energy through multi-copy cache","author":"chakraborty","year":"2010","journal-title":"Proc CASES"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055589"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2106523"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"2","article-title":"A n adaptive, non-uniform cache structure for wire-delay dominated on-chip caches","author":"kim","year":"2002","journal-title":"ASFLOS"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594309"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187540"},{"key":"7","article-title":"Simulation an d modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"Proc ACMGC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2010.33"},{"key":"5","article-title":"A fault tolerant cache architecture for sub 5 00mv operation: Resizable data composer cache (RDC-Cache)","author":"sasan","year":"2009","journal-title":"Proc CASES"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380461"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413145"},{"journal-title":"CACTI 6 5 HF Laboratories","year":"2009","author":"muralimanohar","key":"9"},{"key":"8","article-title":"Scalable, accurate multicore simulation in the 1 000-core era","author":"lis","year":"2011","journal-title":"Proc ISF ASS"}],"event":{"name":"2013 International Green Computing Conference (IGCC)","start":{"date-parts":[[2013,6,27]]},"location":"Arlington, VA, USA","end":{"date-parts":[[2013,6,29]]}},"container-title":["2013 International Green Computing Conference Proceedings"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589045\/6604459\/06604500.pdf?arnumber=6604500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:03:44Z","timestamp":1490209424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6604500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/igcc.2013.6604500","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}