{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:58:17Z","timestamp":1729634297319,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/igcc.2016.7892613","type":"proceedings-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T03:56:23Z","timestamp":1491537383000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Towards connectivity-guaranteed power-gating large-scale on-chip networks"],"prefix":"10.1109","author":[{"given":"Pengju","family":"Ren","sequence":"first","affiliation":[]},{"given":"Michel A.","family":"Kinsy","sequence":"additional","affiliation":[]},{"family":"Mengjiao Zhu","sequence":"additional","affiliation":[]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1065887.1065891"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139156"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.120"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485950"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"890","DOI":"10.1109\/TCAD.2012.2184760","article-title":"Hornet: A cycle-level multicore simulator","volume":"31","author":"ren","year":"2012","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.34"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594331"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522345"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref8","first-page":"291","article-title":"A case for guarded power gating for multi-core processors","author":"annavaram","year":"0","journal-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"article-title":"Introduction to algorithms, 2009","year":"0","author":"cormen","key":"ref9"}],"event":{"name":"2016 Seventh International Green and Sustainable Computing Conference (IGSC)","start":{"date-parts":[[2016,11,7]]},"location":"Hangzhou, China","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 Seventh International Green and Sustainable Computing Conference (IGSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7888616\/7892581\/07892613.pdf?arnumber=7892613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,20]],"date-time":"2019-09-20T19:09:22Z","timestamp":1569006562000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7892613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/igcc.2016.7892613","relation":{},"subject":[],"published":{"date-parts":[[2016]]}}}