{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T05:13:58Z","timestamp":1730265238824,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/igcc.2017.8323573","type":"proceedings-article","created":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T21:04:39Z","timestamp":1522098279000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Thermal-aware joint CPU and memory scheduling for hard real-time tasks on multicore 3D platforms"],"prefix":"10.1109","author":[{"given":"Gustavo A.","family":"Chaparro-Baquero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shi","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soamar","family":"Homsi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wujie","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Quan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-005-0507-9"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.71"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2016.66"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2015.7185040"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1978802.1978814"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-016-1680-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2015.7252085"},{"key":"ref13","first-page":"80","article-title":"Temperature aware thread migration in 3d architecture with stacked dram","author":"zhao","year":"2013","journal-title":"IEEE ISQED"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TENCONSpring.2013.6584424"},{"key":"ref15","article-title":"Thermal-aware architecture and mapping for multi-channel three-dimensional dram systems","author":"lin","year":"2014","journal-title":"IEEE GCC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2004.15"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2437379"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008579"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.24"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2011.05.006"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2016.7583186"},{"key":"ref27","article-title":"Processor\/memory co-scheduling using periodic resource server for realtime systems under peak temperature constraints","author":"chaparro-baquero","year":"2017","journal-title":"IEEE ISQED"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1016\/j.micpro.2014.03.007","article-title":"A survey of memory architecture for 3d chip multi-processors","volume":"38","author":"zhang","year":"2014","journal-title":"Microprocessors and Microsystems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2924715.2924718"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1997.641267"},{"key":"ref5","first-page":"611","article-title":"Analysis and runtime management of 3d systems with stacked dram for boosting energy efficiency","author":"meng","year":"2012","journal-title":"DATE"},{"key":"ref8","article-title":"Refreshing thoughts on dram: Power saving vs. data integrity","author":"rahmati","year":"2014","journal-title":"WACAS-ASPLOS"},{"journal-title":"Exploiting on-chip memory concurrency in 3d manycore architectures","year":"2016","author":"hassan","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989098"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2811411.2811515"},{"key":"ref1","first-page":"1","article-title":"Computer architecture for die stacking","author":"loh","year":"2012","journal-title":"VLSI-TSA"},{"key":"ref20","first-page":"611","article-title":"Analysis and runtime management of 3d systems with stacked dram for boosting energy efficiency","author":"meng","year":"2012","journal-title":"DATE"},{"journal-title":"Micron Technical Note Calculating Memory System Power for DDR","year":"2007","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-015-1405-0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.27"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2544375.2544390"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2015.10.038"}],"event":{"name":"2017 Eighth International Green and Sustainable Computing Conference (IGSC)","start":{"date-parts":[[2017,10,23]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 Eighth International Green and Sustainable Computing Conference (IGSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8318503\/8323558\/08323573.pdf?arnumber=8323573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:22:45Z","timestamp":1643178165000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/igcc.2017.8323573","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}