{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T05:14:04Z","timestamp":1730265244630,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/igcc.2017.8323584","type":"proceedings-article","created":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T21:04:39Z","timestamp":1522098279000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Sustainable fault management and error correction for next-generation main memories"],"prefix":"10.1109","author":[{"given":"Donald","family":"Kline","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Melhem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 Benchmark Descriptions","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9988-7"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2013.6604497"},{"journal-title":"Environmental Report","year":"2015","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.16299"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2366231.2337161","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","volume":"40","author":"liu","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.28"},{"key":"ref18","first-page":"1","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","author":"dell","year":"1997","journal-title":"IBM Microelectronics Division"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7958-2","author":"horiguchi","year":"2011","journal-title":"Nanoscale Memory Repair"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2016.7892605"},{"journal-title":"DRAM fault analysis and test generation","year":"2005","author":"al-ars","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/es303012r"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref5","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"kim","year":"2014","journal-title":"ISCA"},{"journal-title":"3D XPoint technology","year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039420"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1021\/es903297k"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691120"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203839"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263949"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132410"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742107"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/2775054.2694352","article-title":"SD-PCM: Constructing reliable super dense phase change memory under write disturbance","volume":"50","author":"wang","year":"2015","journal-title":"ACM SIGPLAN Notices"}],"event":{"name":"2017 Eighth International Green and Sustainable Computing Conference (IGSC)","start":{"date-parts":[[2017,10,23]]},"location":"Orlando, FL","end":{"date-parts":[[2017,10,25]]}},"container-title":["2017 Eighth International Green and Sustainable Computing Conference (IGSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8318503\/8323558\/08323584.pdf?arnumber=8323584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:09:41Z","timestamp":1643173781000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8323584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/igcc.2017.8323584","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}