{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T06:39:08Z","timestamp":1725950348657},"reference-count":86,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,18]],"date-time":"2021-10-18T00:00:00Z","timestamp":1634515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,18]],"date-time":"2021-10-18T00:00:00Z","timestamp":1634515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,18]],"date-time":"2021-10-18T00:00:00Z","timestamp":1634515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1109\/igsc54211.2021.9651556","type":"proceedings-article","created":{"date-parts":[[2021,12,28]],"date-time":"2021-12-28T16:31:04Z","timestamp":1640709064000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Design Technology Co-Optimization for Neuromorphic Computing"],"prefix":"10.1109","author":[{"given":"Ankita","family":"Paul","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shihao","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anup","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","article-title":"Design of many-core big little ?Brains for energy-efficient embedded neuromorphic computing","author":"varshika","year":"2022","journal-title":"DATE"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC51522.2020.9290830"},{"key":"ref71","article-title":"Enabling resource-aware mapping of spiking neural networks via spatial decomposition","author":"balaji","year":"2020","journal-title":"ESL"},{"key":"ref70","article-title":"DFSynthesizer: Dataflow-based synthesis of spiking neural networks to neuromorphic hardware","author":"song","year":"2021","journal-title":"TECS"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2012.6380707"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-69374-3"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00010"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"ref75"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129252"},{"key":"ref78","article-title":"Reliability and energy-aware mapping and scheduling of multimedia applications on multiprocessor systems","author":"das","year":"2015","journal-title":"TPDS"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441050"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC51268.2020.00013"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2951507"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184557"},{"key":"ref37","article-title":"Endurance-aware mapping of spiking neural networks to neuromorphic hardware","author":"titirsha","year":"2021","journal-title":"TPDS"},{"key":"ref36","article-title":"Thermal-aware compilation of spiking neural networks to neuromorphic hardware","author":"titirsha","year":"2020","journal-title":"LCPC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC51522.2020.9290845"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3462330"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6707078"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192371"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212934"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342201"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2006.250989"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2951493"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.099"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458664"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01573-8"},{"key":"ref29","article-title":"Phase-change materials for non-volatile memory devices: from technological challenges to materials science issues","author":"noe","year":"2017","journal-title":"Semiconductor Science and Technology"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194627"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00043"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/3372799.3394364"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref22","article-title":"Research problems and opportunities in memory systems","author":"mutlu","year":"2015","journal-title":"SUFI"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3381898.3397210"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431529"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3381898.3397215"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112755"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IGSC51522.2020.9291024"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/s12530-013-9074-9"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0204596"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3477145.3477156"},{"key":"ref58","article-title":"NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints","author":"ji","year":"2016","journal-title":"Micro"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727355"},{"key":"ref56","article-title":"PyCARL: A PyNN interface for hardware-software cosimulation of spiking neural network","author":"balaji","year":"2020","journal-title":"IJCNN"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415608"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1250\/ast.22.77"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2010.579"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489326"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref40","article-title":"Non-volatile ferroelectric FETs using 5-nm Hf 0. 5 Zr 0. 5 O 2 with high data retention and read endurance for 1T memory applications","author":"chen","year":"2019","journal-title":"EDL"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2019.2903009"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643474"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203823"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409622"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998166"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409716"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3358180"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643500"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297296"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319491"},{"key":"ref6","article-title":"A 0. 086-mm2 12. 7-pj\/sop 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS","author":"frenkel","year":"2018","journal-title":"TBCAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-67723-1_13"},{"key":"ref85","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"HPCA"},{"key":"ref8","article-title":"A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs)","author":"moradi","year":"2017","journal-title":"TBCAS"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206342"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2021.664208"},{"key":"ref49","article-title":"A spiking neural network system for robust sequence recognition","author":"yu","year":"2015","journal-title":"TNNLS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272131"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489381"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SPMB50085.2020.9353634"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2018.1582"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3278576.3278598"},{"key":"ref42","article-title":"A pulse-width modulation neuron with continuous activation for processing-in-memory engines","author":"zhang","year":"2020","journal-title":"DATE"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1162\/089976699300016601"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2017.12.015"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181154"}],"event":{"name":"2021 12th International Green and Sustainable Computing Conference (IGSC)","start":{"date-parts":[[2021,10,18]]},"location":"Pullman, WA, USA","end":{"date-parts":[[2021,10,21]]}},"container-title":["2021 12th International Green and Sustainable Computing Conference (IGSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9651509\/9651555\/09651556.pdf?arnumber=9651556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:59:58Z","timestamp":1652187598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,18]]},"references-count":86,"URL":"https:\/\/doi.org\/10.1109\/igsc54211.2021.9651556","relation":{},"subject":[],"published":{"date-parts":[[2021,10,18]]}}}