{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:09:23Z","timestamp":1782968963643,"version":"3.54.5"},"reference-count":159,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,10,18]],"date-time":"2021-10-18T00:00:00Z","timestamp":1634515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,18]],"date-time":"2021-10-18T00:00:00Z","timestamp":1634515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,18]],"date-time":"2021-10-18T00:00:00Z","timestamp":1634515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,10,18]]},"DOI":"10.1109\/igsc54211.2021.9651614","type":"proceedings-article","created":{"date-parts":[[2021,12,28]],"date-time":"2021-12-28T21:31:04Z","timestamp":1640727064000},"page":"1-7","source":"Crossref","is-referenced-by-count":63,"title":["Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware"],"prefix":"10.1109","author":[{"given":"Juan","family":"Gomez-Luna","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Izzat","family":"El Hajj","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ivan","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christina","family":"Giannoula","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Geraldo F.","family":"Oliveira","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"RowHammer: A Retrospective","author":"mutlu","year":"2019","journal-title":"IEEE TCAD"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref31","article-title":"Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling","author":"kang","year":"2014","journal-title":"The Memory Forum"},{"key":"ref30","article-title":"A Survey of Test and Reliability Solutions for Magnetic Random Access Memories","author":"girard","year":"2020","journal-title":"Proceedings of the IEEE"},{"key":"ref37","article-title":"Research Problems and Opportunities in Memory Systems","author":"mutlu","year":"2014","journal-title":"SUPER"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3219617.3219661"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref28","article-title":"Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories","author":"yoon","year":"2014","journal-title":"ACM TACO"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref29","article-title":"Row Buffer Locality Aware Caching Policies for Hybrid Memories","author":"yoon","year":"2012","journal-title":"ICCD"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.46"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00019"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref50","article-title":"Detecting and Mitigating Data-Dependent DRAM Failures by Exploiting Current Memory Content","author":"khan","year":"2017","journal-title":"Micro"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref154","year":"2018","journal-title":"Introduction to UPMEM PIM Processing-in-memory (PIM) on DRAM Accelerator (White Paper)"},{"key":"ref153","article-title":"In-Memory Learning With Analog Resistive Switching Memory: A Review and Perspective","author":"xi","year":"2020","journal-title":"Proceedings of the IEEE"},{"key":"ref156","year":"0","journal-title":"PrIM Benchmark Suite"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527507"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342278"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2998456"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703348"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"ref57","article-title":"Memory Power Management via Dynamic Volt-age\/Frequency Scaling","author":"david","year":"2011","journal-title":"ICAC"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3143314.3078590"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3143314.3078533"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"ref3","article-title":"A Modern Primer on Processing in Memory","author":"mutlu","year":"2021","journal-title":"Emerging Computing From Devices to Systems Looking Beyond Moore and Von Neumann"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474073"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323476"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983056"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref157","author":"g\u00f3mez-luna","year":"2021","journal-title":"Understanding a Modern Processing-in-Memory Architecture Benchmarking and ExperimentalCharacterization"},{"key":"ref158","author":"g\u00f3mez-luna","year":"2020","journal-title":"Lecture 12d Real Processing-in-DRAM withUPMEM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704670"},{"key":"ref46","article-title":"BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows","author":"ya?lik\u00e7i","year":"2021","journal-title":"HPCA"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref41","article-title":"Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines","author":"kim","year":"2018","journal-title":"ICCD"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2163-8_6"},{"key":"ref127","article-title":"In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology","author":"ali","year":"2019","journal-title":"TCAS-I"},{"key":"ref126","article-title":"FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching","author":"wang","year":"2020","journal-title":"Micro"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2990599"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317867"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref71","article-title":"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory","author":"boroumand","year":"2016","journal-title":"CAL"},{"key":"ref128","article-title":"pLUTo: In-DRAM Lookup Tables to Enable Massively Parallel General-Purpose Computation","author":"ferreira","year":"2021","journal-title":"ArXiv"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322266"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087582"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126965"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465706"},{"key":"ref131","article-title":"Data-Centric and Data-Aware Frameworks for FundamentallyEfficient Data Handling in Modern Computing Systems","author":"hajinazar","year":"2021","journal-title":"SAFARI Live Seminar 27 October 2021"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00045"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317764"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.06.006"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref62","article-title":"A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses","author":"orosa","year":"2021","journal-title":"Micro"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref63","article-title":"Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHammer Patterns, and Implications","author":"hassan","year":"2021","journal-title":"Micro"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00031"},{"key":"ref140","article-title":"Memristor-Based IMPLY Logic Design Procedure","author":"kvatinsky","year":"2011","journal-title":"ICCD"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00031"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref66","article-title":"GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis","author":"cali","year":"2020","journal-title":"Micro"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0970"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3013728"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1186\/s12864-018-4460-0"},{"key":"ref144","article-title":"Memristor Based Computation-in-Memory Architecture for Data-intensive Applications","author":"hamdioui","year":"2015","journal-title":"DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref145","article-title":"Fast Boolean Logic Papped on Memristor Crossbar","author":"xie","year":"2015","journal-title":"ICCD"},{"key":"ref1","article-title":"Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture","author":"g\u00f3mez-luna","year":"2021","journal-title":"ArXiv"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3088396"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742863"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00014"},{"key":"ref93","author":"jacob","year":"2016","journal-title":"Compiling for the Active Memory Cube"},{"key":"ref106","article-title":"NATSA: A Near-Data Processing Accelerator for Time Series Analysis","author":"fernandez","year":"2020","journal-title":"ICCD"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2015.2409732"},{"key":"ref105","article-title":"MEDAL: Scalable DIMM Based Near Data Processing Accelerator for DNA Seeding Algorithm","author":"huangfu","year":"2019","journal-title":"Micro"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818986"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818953"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240428"},{"key":"ref103","article-title":"Chameleon: Versatile and Practical Near-DRAM Acceleration Architecture for Large Memory Systems","author":"asghari-moghaddam","year":"2016","journal-title":"Micro"},{"key":"ref102","article-title":"Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads","author":"hashemi","year":"2016","journal-title":"Micro"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref96","article-title":"Mitigating Edge Machine Learning Inference Bottlenecks: An Empirical Study on Accelerating Google Edge Models","author":"boroumand","year":"2021","journal-title":"ArXiv"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"ref12","year":"2014","journal-title":"HMC specification 2 0"},{"key":"ref13","article-title":"High Bandwidth Memory (HBM) DRAM","year":"2013","journal-title":"Standard No JESD235"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3376930.3376989"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"ref16","article-title":"Ramulator: A Fast and Extensible DRAM Simulator","author":"kim","year":"2015","journal-title":"CAL"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref117","article-title":"RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization","author":"seshadri","year":"2013","journal-title":"Micro"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833184"},{"key":"ref84","article-title":"GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing","author":"dai","year":"2018","journal-title":"IEEE TCAD"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref113","article-title":"In-DRAM Bulk Bitwise Execution Engine","author":"seshadri","year":"2020","journal-title":"ArXiv"},{"key":"ref116","article-title":"RowClone: Accelerating Data Movement and Initialization Using DRAM","author":"seshadri","year":"2018","journal-title":"ArXiv"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref115","article-title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology","author":"seshadri","year":"2017","journal-title":"Micro"},{"key":"ref120","article-title":"ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs","author":"gao","year":"2019","journal-title":"Micro"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.230"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref122","article-title":"DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator","author":"li","year":"2017","journal-title":"Micro"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00053"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00076"},{"key":"ref87","article-title":"GraphQ: Scalable PIM-based Graph Processing","author":"zhuo","year":"2019","journal-title":"Micro"},{"key":"ref88","article-title":"Polynesia: Enabling Effective Hybrid Transactional\/ Analytical Databases with Specialized Hardware\/Software Co-Design","author":"boroumand","year":"2021","journal-title":"ArXiv"}],"event":{"name":"2021 12th International Green and Sustainable Computing Conference (IGSC)","location":"Pullman, WA, USA","start":{"date-parts":[[2021,10,18]]},"end":{"date-parts":[[2021,10,21]]}},"container-title":["2021 12th International Green and Sustainable Computing Conference (IGSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9651509\/9651555\/09651614.pdf?arnumber=9651614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:59:58Z","timestamp":1652201998000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,18]]},"references-count":159,"URL":"https:\/\/doi.org\/10.1109\/igsc54211.2021.9651614","relation":{},"subject":[],"published":{"date-parts":[[2021,10,18]]}}}