{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T18:17:06Z","timestamp":1769537826379,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2007,11,1]],"date-time":"2007-11-01T00:00:00Z","timestamp":1193875200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,11,1]],"date-time":"2007-11-01T00:00:00Z","timestamp":1193875200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iihmsp.2007.4457483","type":"proceedings-article","created":{"date-parts":[[2008,2,29]],"date-time":"2008-02-29T13:45:57Z","timestamp":1204292757000},"page":"19-22","source":"Crossref","is-referenced-by-count":4,"title":["Enhancement of Hardware-Software Partition for Embedded Multiprocessor FPGA Systems"],"prefix":"10.1109","author":[{"given":"Trong-Yen","family":"Lee","sequence":"first","affiliation":[{"name":"Nat. Taipei Univ. of Technol., Taipei"}]},{"given":"Yang-Hsin","family":"Fan","sequence":"additional","affiliation":[{"name":"Nat. Taipei Univ. of Technol., Taipei"}]},{"given":"Yu-Min","family":"Cheng","sequence":"additional","affiliation":[{"name":"Nat. Taipei Univ. of Technol., Taipei"}]},{"given":"Chia-Chun","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Rong-Shue","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"346","article-title":"An efficiently hardware-software partitioning for embedded multiprocessor FPGA system","author":"trong-yen","year":"2007","journal-title":"Proceedings of the International MultiConference of Engineers and Computer Scientists"},{"key":"ref3","first-page":"231","article-title":"Efficient hardware\/software partitioning approach for embedded multiprocessor systems","author":"tzong-yen","year":"2006","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"key":"ref5","first-page":"628","article-title":"HW-SW partitioning based on genetic algorithm","volume":"1","author":"zou","year":"2004","journal-title":"Proceedings of the Congress on Evolutionary Computation (CEC"},{"key":"ref2","first-page":"421","article-title":"Co-design of multiprocessor embedded systems: an heuristic multi-level partitioning methodology","author":"pomante","year":"2000","journal-title":"Proc of the IFIP International Conference on Chip Design Automation"},{"key":"ref1","first-page":"614","article-title":"Hardware-software multi-level partitioning for distributed embedded multiprocessor systems","author":"lee","year":"2001","journal-title":"IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences"}],"event":{"name":"Third International Conference on Intelligent Information Hiding and Multimedia Signal Processing","location":"Kaohsiung, Taiwan","start":{"date-parts":[[2007,11,26]]},"end":{"date-parts":[[2007,11,28]]}},"container-title":["Third International Conference on Intelligent Information Hiding and Multimedia Signal Processing (IIH-MSP 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4457470\/4457471\/04457483.pdf?arnumber=4457483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T04:53:01Z","timestamp":1769489581000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4457483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/iihmsp.2007.4457483","relation":{},"subject":[],"published":{"date-parts":[[2007,11]]}}}