{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T11:13:17Z","timestamp":1762341197882,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,8]]},"DOI":"10.1109\/iisr.2018.8535613","type":"proceedings-article","created":{"date-parts":[[2018,11,16]],"date-time":"2018-11-16T02:18:10Z","timestamp":1542334690000},"page":"192-197","source":"Crossref","is-referenced-by-count":17,"title":["Implementation of SM4 on FPGA: Trade-Off Analysis between Area and Speed"],"prefix":"10.1109","author":[{"given":"Zhenyu","family":"Guan","sequence":"first","affiliation":[]},{"given":"Yunhao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Shang","sequence":"additional","affiliation":[]},{"given":"Jianwei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Maopeng","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Yin","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"118","article-title":"Realization and application of hardware for algorithm of SM4 in wireless communication","volume":"52","author":"liu","year":"2016","journal-title":"Computer Engineering and Applications"},{"key":"ref11","first-page":"248","article-title":"Pipelined high-speed implementation of SMS4","volume":"30","author":"li","year":"2007","journal-title":"Chinese Journal of Electron Devices"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.Symposia.2008.76"},{"key":"ref13","first-page":"995","article-title":"Overview on SM4 algorithm","volume":"2","author":"lu","year":"2016","journal-title":"Journal of Information Security Research"},{"journal-title":"The Design and Analysis of Block Cipher","year":"2003","author":"zhou","key":"ref14"},{"key":"ref15","first-page":"16","article-title":"Design duplicate technology of SoC based on IP core","volume":"27","author":"jin","year":"2002","journal-title":"Semiconductor technology"},{"key":"ref16","first-page":"33","article-title":"Research of SoC on chip bus","volume":"28","author":"li","year":"2003","journal-title":"Semiconductor technology"},{"key":"ref17","first-page":"151","article-title":"Interconnection between IP cores based on Wishbone bus","author":"chen","year":"2009","journal-title":"Microcomputer Information"},{"key":"ref18","first-page":"5","article-title":"Design and optimization of DMA controller in embedded SoC","volume":"30","author":"shi","year":"2004","journal-title":"Electronic Engineer"},{"journal-title":"Block Cipher for WLAN Products-SMS4","year":"2006","key":"ref4"},{"key":"ref3","first-page":"13","article-title":"Research and development of AES post block cipher","volume":"3","author":"wu","year":"2007","journal-title":"Communications of the China Computer Federation"},{"journal-title":"A 21 54 Gbit\/s fully pipelined AES processor on FPGA","year":"2004","author":"hodjat","key":"ref6"},{"key":"ref5","first-page":"156","article-title":"A 12 Gbps DES encryp-tor\/decryptor core in an FPGA","author":"trimberger","year":"2000","journal-title":"International Workshop on Cryptographic Hardware and Embedded Systems"},{"key":"ref8","first-page":"127","article-title":"Area-efficient IP core design of block cipher SMS4","volume":"33","author":"zhang","year":"2007","journal-title":"Application of Electronic Technique"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1007\/11545262_31","article-title":"AES on FPGA from the fastest to the smallest","author":"good","year":"2005","journal-title":"Lecture Notes in Computer Science"},{"journal-title":"Research on key problems in block cipher","year":"2004","author":"liu","key":"ref2"},{"key":"ref1","first-page":"1","article-title":"Authentication and secure robot communication","volume":"11","author":"evangelos","year":"2014","journal-title":"International Journal of Advanced Robotic Systems"},{"key":"ref9","first-page":"177","article-title":"Low complexity implementation of block cipher SM4 algorithm","volume":"39","author":"wang","year":"2013","journal-title":"Computer Engineering"}],"event":{"name":"2018 IEEE International Conference on Intelligence and Safety for Robotics (ISR)","start":{"date-parts":[[2018,8,24]]},"location":"Shenyang","end":{"date-parts":[[2018,8,27]]}},"container-title":["2018 IEEE International Conference on Intelligence and Safety for Robotics (ISR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8517202\/8535604\/08535613.pdf?arnumber=8535613","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T19:13:47Z","timestamp":1643224427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8535613\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iisr.2018.8535613","relation":{},"subject":[],"published":{"date-parts":[[2018,8]]}}}