{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:34:12Z","timestamp":1729665252615,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1109\/iiswc.2007.4362180","type":"proceedings-article","created":{"date-parts":[[2007,10,23]],"date-time":"2007-10-23T18:27:41Z","timestamp":1193164061000},"page":"47-56","source":"Crossref","is-referenced-by-count":37,"title":["An Evaluation of Server Consolidation Workloads for Multi-Core Designs"],"prefix":"10.1109","author":[{"given":"Natalie Enright","family":"Jerger","sequence":"first","affiliation":[]},{"given":"Dana","family":"Vantrease","sequence":"additional","affiliation":[]},{"given":"Mikko","family":"Lipasti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.173"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291067"},{"key":"ref30","article-title":"Providing QoS with virtual private machines","author":"nesbit","year":"2007","journal-title":"Proceedings of the 1st Workshop on Chip Multiprocessor Memory Systems and Interconnects"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/285930.286011"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"318","DOI":"10.1109\/MICRO.2001.991129","article-title":"Handling long-latency loads in a simultaneous multithreading processor","author":"tullsen\u2019","year":"2001","journal-title":"MICRO 34 Proceedings of the 34th annual ACM\/IEEE international symposium on Microarchitecture"},{"year":"0","key":"ref35","article-title":"TPC Benchmarks"},{"year":"0","key":"ref34","article-title":"SPEC Benchmarks"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1145\/1150019.1136509","article-title":"Cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"ISCA'06 Proceeding of the 33rd International Symposium on Computer Architecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0166-5316(02)00135-9"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.159"},{"key":"ref14","article-title":"The Sun blueprints guide to Solaris containers: Virtualization in the Solaris operating system","author":"foxwell","year":"2006","journal-title":"Miscellaneous Sun Microsystems Technical Report Sun Microsystem Tech Rep"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/1241601.1241608","article-title":"From chaos to QoS: case studies in CMP resource management","volume":"35","author":"guo","year":"2007","journal-title":"SIGARCH Comput Archit News"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1145\/1105734.1105739","article-title":"Exploring the cache design space for large scale CMPs","volume":"33","author":"hsu","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024406"},{"year":"2006","key":"ref18","article-title":"From a few cores to many: A Tera-scale computing research overview"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694761"},{"key":"ref3","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref6","article-title":"Characterizing a Java implementation of TPC-W","author":"bezenek","year":"2000","journal-title":"Workshop presentation at CAECW'00 held in conjunction with HPCA"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1007912.1007948"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620799"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694758"},{"key":"ref9","article-title":"Precise and accurate processor simulation","author":"cain","year":"2002","journal-title":"Workshop On Computer Architecture Evaluation using Commercial Workloads"},{"key":"ref1","article-title":"Variability in architectural simulations of multithreaded workloads","author":"alameldeen","year":"2003","journal-title":"Proc 9th Int Symp High Performance Computer Architecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1147\/sj.421.0029"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref26","first-page":"176","article-title":"Organizing the last line of defense before hitting the memory wall for CMPs","author":"liu","year":"2004","journal-title":"Proc 10th Int l Symp High-Performance Computer Architecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238019"}],"event":{"name":"2007 IEEE 10th International Symposium on Workload Characterization","start":{"date-parts":[[2007,9,27]]},"location":"Boston, MA, USA","end":{"date-parts":[[2007,9,29]]}},"container-title":["2007 IEEE 10th International Symposium on Workload Characterization"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4362166\/4362167\/04362180.pdf?arnumber=4362180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T00:02:14Z","timestamp":1497744134000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4362180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2007.4362180","relation":{},"subject":[],"published":{"date-parts":[[2007,9]]}}}