{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:18:25Z","timestamp":1729624705550,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,9]]},"DOI":"10.1109\/iiswc.2007.4362182","type":"proceedings-article","created":{"date-parts":[[2007,10,23]],"date-time":"2007-10-23T14:27:41Z","timestamp":1193149661000},"page":"66-75","source":"Crossref","is-referenced-by-count":5,"title":["Addressing Cache\/Memory Overheads in Enterprise Java CMP Servers"],"prefix":"10.1109","author":[{"given":"Kumar","family":"Shiv","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravi","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahesh","family":"Bhat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Illikkal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srihari","family":"Makineni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Domer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Newell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Best Servers of 2004: Where Multicore is Norm","author":"krewell","year":"2005","journal-title":"Microprocessor Report"},{"key":"ref11","article-title":"Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs","author":"li","year":"2007","journal-title":"IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"},{"key":"ref12","article-title":"Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs","author":"liu","year":"2004","journal-title":"10th IEEE Symposium on Highperformance Computer Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.97"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1526002"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"year":"2000","key":"ref17"},{"year":"2005","key":"ref18"},{"year":"0","key":"ref19"},{"year":"0","key":"ref4","article-title":"FBDIMMS-A Revolutionary New Approach to Memory Modules"},{"key":"ref3","article-title":"Enterprise JAVA performance: Best Practices","volume":"7","author":"chow","year":"2003","journal-title":"Intel Technology Journal"},{"year":"0","key":"ref6","article-title":"Intel Dualcore Processors The First in the Multicore Revolution"},{"year":"0","key":"ref5","article-title":"Announcing Intel® Core™ 2 Processor Family Brand"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183540"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302744"},{"year":"0","key":"ref2","article-title":"Azul Systems, found at"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"year":"0","key":"ref1","article-title":"AMD Multicore Processors"},{"year":"2004","key":"ref20"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/6.755442","article-title":"Embedded DRAM Technology: Opportunities and Challenges","volume":"36","author":"subramanian","year":"1999","journal-title":"IEEE Spectrum"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634862"},{"key":"ref23","article-title":"A Single Chip Multiprocessor Integrated with High Density DRAM","author":"yamauchi","year":"1997","journal-title":"Technical Report CSL-TR-97–731"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1145\/378993.378999","article-title":"MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design","author":"nanda","year":"2000","journal-title":"ASPLOS"}],"event":{"name":"2007 IEEE 10th International Symposium on Workload Characterization","start":{"date-parts":[[2007,9,27]]},"location":"Boston, MA, USA","end":{"date-parts":[[2007,9,29]]}},"container-title":["2007 IEEE 10th International Symposium on Workload Characterization"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4362166\/4362167\/04362182.pdf?arnumber=4362182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T09:40:20Z","timestamp":1684057220000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4362182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2007.4362182","relation":{},"subject":[],"published":{"date-parts":[[2007,9]]}}}