{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:16Z","timestamp":1725612556212},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/iiswc.2009.5306795","type":"proceedings-article","created":{"date-parts":[[2009,11,5]],"date-time":"2009-11-05T13:32:13Z","timestamp":1257427933000},"page":"75-85","source":"Crossref","is-referenced-by-count":3,"title":["The importance of accurate task arrival characterization in the design of processing cores"],"prefix":"10.1109","author":[{"given":"Hashem H.","family":"Najaf-abadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Systematic Computer Architecture Prototyping","year":"1992","author":"conte","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"15","article-title":"the mase microarchitecture simulation environment","author":"larson","year":"2001","journal-title":"Proc Int l Symp Performance Analysis of Systems and Software"},{"key":"16","article-title":"cacti 5.1","author":"thoziyoor","year":"2008","journal-title":"Technical Report HPL-2008-20 HP Labs"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176784"},{"key":"12","article-title":"dynamic classification of program memory behaviors in cmps","author":"xie","year":"2008","journal-title":"In the 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630069"},{"key":"4","article-title":"effects of pipeline complexity on smt\/cmp power-performance efficiency","author":"lee","year":"2005","journal-title":"Workshop on Complexity Effective Design 2005 (WCED2005 Held In Conjunction with ISCA-32)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"journal-title":"AMD Opteron? Processor Product Data Sheet","article-title":"advanced micro devices","year":"2007","key":"8"}],"event":{"name":"2009 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2009,10,4]]},"location":"Austin, TX, USA","end":{"date-parts":[[2009,10,6]]}},"container-title":["2009 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5289333\/5306778\/05306795.pdf?arnumber=5306795","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T02:35:48Z","timestamp":1489804548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5306795\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2009.5306795","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}