{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:57:39Z","timestamp":1725713859869},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/iiswc.2010.5649169","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T01:40:37Z","timestamp":1292031637000},"page":"1-12","source":"Crossref","is-referenced-by-count":7,"title":["Toward a more accurate understanding of the limits of the TLS execution paradigm"],"prefix":"10.1109","author":[{"given":"Nikolas","family":"Ioannou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy","family":"Singer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salman","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Polychronis","family":"Xekalakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paraskevas","family":"Yiapanis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Pococ","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gavin","family":"Brown","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Lujan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"Watson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995699"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379264"},{"key":"ref31","first-page":"142","article-title":"Exposing Speculative Thread Parallelism in SPEC2000","author":"prabhu","year":"2005","journal-title":"Symp on Principles and Practice of Parallel Programming (PPOPP)"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1007\/11587514_15","article-title":"Induction Variable Analysis with Delayed Abstractions","author":"pop","year":"2005","journal-title":"International Conf on High-Performance Embedded Architectures and Compilers (HiPEAC)"},{"key":"ref37","first-page":"1","article-title":"A scalable approach to thread-level speculation","author":"steffan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319863"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088173"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.43"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742771"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.1"},{"key":"ref12","first-page":"203","article-title":"Compiler Estimation of Load Imbalance Overhead in Speculative Parallelization","author":"dou","year":"2004","journal-title":"Intl Conf onParallel Architectures and Compilation Techniques (PACT)"},{"key":"ref13","first-page":"71","article-title":"ACost-Driven Compilation Framework for Speculative Parallelization of Sequential Programs","author":"du","year":"2004","journal-title":"Conf on Programming Language Design and Implementation (PLDI)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.010"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1145\/1229428.1229475","article-title":"Tight Analysis of the Performance Potential of Thread Speculation Using SPEC CPU 2006","author":"kejariwal","year":"2007","journal-title":"Symp on Principles and Practice of Parallel Programming (PPOPP)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183407"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807576"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"journal-title":"SPEC JVM98","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555814"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919640"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1167473.1167488"},{"key":"ref8","first-page":"13","article-title":"Architectural support for scalable speculative parallelization in shared-memory multiprocessors","author":"cintra","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727190"},{"journal-title":"SPEC CPU","year":"2006","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995697"},{"journal-title":"Vega 3 Processor","article-title":"Azul Systems","year":"0","key":"ref1"},{"key":"ref20","article-title":"The Structure of a Compiler for Explicit and Implicit Parallelism","author":"kim","year":"2001","journal-title":"Intl Wksp on Languages and Compilers for Parallel Computing (LCPC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277852"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536249"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995698"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/605397.605416","article-title":"Compiler Optimization of Scalar Value Communication Between Speculative Threads","author":"zhai","year":"2002","journal-title":"Proc Int l Conf Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846040"}],"event":{"name":"2010 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2010,12,2]]},"location":"Atlanta, GA, USA","end":{"date-parts":[[2010,12,4]]}},"container-title":["IEEE International Symposium on Workload Characterization (IISWC'10)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5644749\/5648811\/05649169.pdf?arnumber=5649169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,4]],"date-time":"2023-06-04T13:05:40Z","timestamp":1685883940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5649169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2010.5649169","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}