{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:30Z","timestamp":1763468190062,"version":"3.43.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/iiswc.2013.6704685","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T15:10:16Z","timestamp":1389366616000},"page":"196-206","source":"Crossref","is-referenced-by-count":6,"title":["Platform-independent analysis of function-level communication in workloads"],"prefix":"10.1109","author":[{"given":"Siddharth","family":"Nilakantan","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1143997.1144134"},{"key":"17","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"18","article-title":"Compiled low-level virtual instruction set simulation and profiling for code partitioning and asip-synthesis in hardware\/software co-design","author":"gremzow","year":"2007","journal-title":"In SCS"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555800"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510739"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250746"},{"key":"14","article-title":"A tool suite for simulation based analysis of memory access behavior","author":"weidendorfer","year":"2004","journal-title":"ICCS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862650"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254820"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155628"},{"key":"20","article-title":"A high performance algorithm for scheduling and hardware-software partitioning on mpsocs","author":"youness","year":"2009","journal-title":"DTlS"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270305"},{"key":"23","first-page":"1","article-title":"Metrics for early-stage modeling of many-accelerator architectures","author":"nilakantan","year":"2012","journal-title":"Computer Architecture Letters"},{"key":"24","article-title":"Combining data reuse with data-level parallelization for fpga-targeted hardware compilation: A geometric programming framework","author":"liu","year":"2009","journal-title":"IEEE TCAD"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019613"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333715"},{"key":"27","article-title":"Using the compiler to improve cache replacement decisions","author":"wang","year":"2002","journal-title":"PACT"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1462586.1462591"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.49"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762730"},{"key":"2","article-title":"Single-chip heterogeneous computing: Does the future include custom logic, fpgas, and gpgpus?","author":"chung","year":"0","journal-title":"MICRO 201O"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145701"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454129"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.15"},{"key":"6","article-title":"Speedups from partitioning critical software parts to coarse-grain reconfig-urable hardware","author":"galanis","year":"2005","journal-title":"ASAP"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2004.10.004"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993553"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/2038698.2038727"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024754"}],"event":{"name":"2013 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2013,9,22]]},"location":"Portland, OR, USA","end":{"date-parts":[[2013,9,24]]}},"container-title":["2013 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6689493\/6704662\/06704685.pdf?arnumber=6704685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,8]],"date-time":"2025-08-08T18:32:16Z","timestamp":1754677936000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6704685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2013.6704685","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}