{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:38:00Z","timestamp":1765355880911},"reference-count":49,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/iiswc.2014.6983034","type":"proceedings-article","created":{"date-parts":[[2014,12,30]],"date-time":"2014-12-30T23:51:51Z","timestamp":1419983511000},"page":"1-12","source":"Crossref","is-referenced-by-count":26,"title":["Performance analysis of the memory management unit under scale-out workloads"],"prefix":"10.1109","author":[{"given":"Vasileios","family":"Karakostas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"Unsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario","family":"Nemirovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Swift","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.94"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510742"},{"key":"ref33","first-page":"535","article-title":"A new perspective for efficient virtual-cache coherence","author":"kaxirasc","year":"2013","journal-title":"ISCA"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/511399.511351"},{"key":"ref31","first-page":"195","article-title":"Going the distance for TLB prefetching: an application-driven study","author":"kandiraju","year":"2002","journal-title":"ISCA"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704671"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445574"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.25"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"journal-title":"Intel Corporation Intel 64 and IA-32 Architectures Optimization Reference Manual","year":"2012","key":"ref27"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"year":"0","key":"ref2","article-title":"Huge Pages Part 1 (Introduction)"},{"year":"0","key":"ref1","article-title":"Cloudsuite Overview"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/40.641599"},{"key":"ref22","first-page":"45","article-title":"Dynamically Reconfigurable Hybrid Cache: An Energy-efficient Last-level Cache Design","author":"chen","year":"2012","journal-title":"DATE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139708"},{"key":"ref24","first-page":"229","article-title":"Optimizing the Idle Task and Other MMU Tricks","author":"dougan","year":"1999","journal-title":"OSDI"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2002","author":"hennessy","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref40","first-page":"27","article-title":"Design tradeoffs for software-managed TLBs","author":"nagle","year":"1993","journal-title":"ISCA"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01741-4","author":"barroso","year":"2013","journal-title":"The Datacenter as a Computer An Introduction to the Design of Warehouse-Scale Machines"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237026"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"article-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"year":"0","key":"ref4","article-title":"Perf wiki"},{"year":"0","key":"ref3","article-title":"International Technology Roadmap for Semiconductors 2012"},{"journal-title":"Proc Filesystem","year":"0","key":"ref6"},{"year":"0","key":"ref5","article-title":"SPEC CPU 2006"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"year":"0","key":"ref7","article-title":"Transparent Huge Pages in 2.6.38"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106985"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339666"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762710"},{"key":"ref47","first-page":"358","article-title":"An In-cache Address Translation Mechanism","author":"wood","year":"1986","journal-title":"ISCA"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"ref43","first-page":"51","article-title":"Towards Virtually-Addressed Memory Hierar-chies","author":"qiu","year":"2001","journal-title":"HPCA"}],"event":{"name":"2014 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2014,10,26]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2014,10,28]]}},"container-title":["2014 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6966889\/6983029\/06983034.pdf?arnumber=6983034","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,31]],"date-time":"2023-07-31T06:46:22Z","timestamp":1690785982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6983034\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2014.6983034","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}