{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:36:11Z","timestamp":1725424571695},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/iiswc.2016.7581279","type":"proceedings-article","created":{"date-parts":[[2016,10,20]],"date-time":"2016-10-20T20:41:28Z","timestamp":1476996088000},"page":"1-11","source":"Crossref","is-referenced-by-count":0,"title":["Memory controller design under cloud workloads"],"prefix":"10.1109","author":[{"given":"Mostafa","family":"Mahmoud","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Moshovos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"ref32","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"year":"0","key":"ref11","article-title":"Intel Xeon Processor E5–2699 v4"},{"year":"0","key":"ref12","article-title":"AMD Opteron 6300 Series Processors"},{"key":"ref13","first-page":"18:1","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"moscibroda","year":"0","journal-title":"Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium SS'07"},{"journal-title":"Introduction to Reinforcement Learning","year":"1998","author":"sutton","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2014.7097922"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.31"},{"article-title":"Adaptive idle timer for a memory device","year":"2005","author":"kareenahalli","key":"ref17"},{"article-title":"Dynamic update adaptive idle timer","year":"2007","author":"teh","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_14"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-43908-1_1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref6","first-page":"1","article-title":"Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"0","journal-title":"HPCA '10 Proc 16th Int'l Symp High Performance Computer Architecture"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816002"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206226"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"article-title":"Controller for a synchronous dram that maximizes throughput by allowing memory requests and commands to be issued out of order","year":"1997","author":"zuravleff","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"ref26","article-title":"Phase aware memory scheduling","author":"sangani","year":"2013","journal-title":"Stanford University Electrical Engineering department Tech Rep"},{"journal-title":"Cache and Memory Hierarchy Design a Performance-Directed Approach","year":"1990","author":"przybylski","key":"ref25"}],"event":{"name":"2016 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2016,9,25]]},"location":"Providence, RI, USA","end":{"date-parts":[[2016,9,27]]}},"container-title":["2016 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7581236\/7581253\/07581279.pdf?arnumber=7581279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:33:38Z","timestamp":1479306818000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7581279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2016.7581279","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}