{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:49:26Z","timestamp":1783036166346,"version":"3.54.6"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/iiswc.2017.8167757","type":"proceedings-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:28:15Z","timestamp":1512671295000},"page":"66-75","source":"Crossref","is-referenced-by-count":47,"title":["Demystifying the characteristics of 3D-stacked memories: A case study for Hybrid Memory Cube"],"prefix":"10.1109","author":[{"given":"Ramyad","family":"Hadidi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bahar","family":"Asgari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Burhan Ahmad","family":"Mudassar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sudhakar","family":"Yalamanchili","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989090"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833184"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989093"},{"key":"ref13","article-title":"Thermal Feasibility of Die-Stacked Processing in Memory","author":"eckert","year":"0","journal-title":"WoNDP'14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"ref15","article-title":"HMC Consortium","year":"0","journal-title":"Hybrid Memory Cube Specification 1 0"},{"key":"ref16","year":"0","journal-title":"AC-510 HPC Module"},{"key":"ref17","year":"0","journal-title":"Hybrid memory cube specification 2 0"},{"key":"ref18","year":"0","journal-title":"Hybrid Memory Cube Specification 1 0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref29","article-title":"Peering Over the Memory Wall: Design Space and Performance Analysis of the Hybrid Memory Cube","author":"rosenfeld","year":"0","journal-title":"Technical Report UMD-SCA-2012–10-01"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref7","first-page":"145","article-title":"Memory-Centric System Interconnect Design with Hybrid Memory Cubes","author":"kim","year":"0","journal-title":"PACT-13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989099"},{"key":"ref1","year":"2012"},{"key":"ref20","year":"0","journal-title":"SC6-Mini"},{"key":"ref22","year":"0","journal-title":"FLIR One Thermal Camera"},{"key":"ref21","year":"0","journal-title":"EX700 Backplane"},{"key":"ref24","year":"0","journal-title":"Pico Framework Documentation"},{"key":"ref23","article-title":"Roadmaps of Packaging Technology","author":"bogatin","year":"1997","journal-title":"Integrated Circuit Engineering"},{"key":"ref26","author":"paul","year":"2014","journal-title":"Performance exploration of the hybrid memory cube"},{"key":"ref25","year":"0","journal-title":"HMCControllerIPz"}],"event":{"name":"2017 IEEE International Symposium on Workload Characterization (IISWC)","location":"Seattle, WA","start":{"date-parts":[[2017,10,1]]},"end":{"date-parts":[[2017,10,3]]}},"container-title":["2017 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8122074\/8167743\/08167757.pdf?arnumber=8167757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:46:43Z","timestamp":1516038403000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8167757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2017.8167757","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}