{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:27:11Z","timestamp":1725672431168},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/iiswc.2017.8167772","type":"proceedings-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T18:28:15Z","timestamp":1512671295000},"page":"146-155","source":"Crossref","is-referenced-by-count":4,"title":["Congestion-aware memory management on NUMA platforms: A VMware ESXi case study"],"prefix":"10.1109","author":[{"given":"Jagadish B.","family":"Kotra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seongbeom","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kamesh","family":"Madduri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2669594.2669599"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"journal-title":"AMD HBM","year":"0","key":"ref33"},{"journal-title":"Low Power Double Data Rate 3 (LPDDR3)","article-title":"JEDEC","year":"2012","key":"ref32"},{"journal-title":"DDR4 SDRAM Standard","article-title":"JEDEC","year":"2012","key":"ref31"},{"journal-title":"White Paper","article-title":"VMware ESX Server 2","year":"0","key":"ref30"},{"journal-title":"Intel Performance Analysis Guide","year":"0","key":"ref37"},{"journal-title":"Phase Change Memory","year":"0","key":"ref36"},{"journal-title":"Intel 3D XPoint Memory","year":"0","key":"ref35"},{"journal-title":"Intel MCDRAM","year":"0","key":"ref34"},{"journal-title":"Race-to-sleep + content caching + display caching A recipe for energy-efficient video streaming on handhelds","year":"0","author":"zhang","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"journal-title":"Improving bank-level parallelism for irregular applications","year":"0","author":"tang","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2015.27"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744876"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.43"},{"key":"ref15","article-title":"Meeting midway: Improving cmp performance with memory-side prefetching","author":"yedlapalli","year":"2013","journal-title":"PACT"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2017.26"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835958"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037724"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853224"},{"journal-title":"SPECjbb","year":"0","key":"ref28"},{"journal-title":"USENIX ATC","article-title":"Coherence stalls or latency tolerance: Informed cpu scheduling for socket and core sharing","year":"2016","key":"ref4"},{"journal-title":"HPCCG","year":"0","key":"ref27"},{"key":"ref3","article-title":"Data sharing or resource contention: Toward performance transparency on multicore systems","author":"srikanthan","year":"2015","journal-title":"USENIX ATC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.64"},{"journal-title":"Bullion(16-socket) System","year":"0","key":"ref5"},{"journal-title":"PACT","article-title":"Location-aware computation mapping for manycore processors","year":"2017","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.79"},{"key":"ref2","article-title":"Thread and memory placement on NUMA systems: Asymmetry matters","author":"lepers","year":"2015","journal-title":"USENIX ATC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.116"},{"key":"ref1","article-title":"A case for NUMA-aware contention management on multicore systems","author":"blagodurov","year":"2011","journal-title":"USENIX ATC"},{"journal-title":"AMD Bulldozer","year":"0","key":"ref20"},{"journal-title":"Intel Westmere processor","year":"0","key":"ref22"},{"journal-title":"Intel Haswell Processor","year":"0","key":"ref21"},{"journal-title":"Linux numactl","year":"0","key":"ref42"},{"journal-title":"NAS","year":"0","key":"ref24"},{"journal-title":"Linux AutoNUMA","year":"0","key":"ref41"},{"journal-title":"Westmere config","year":"0","key":"ref23"},{"journal-title":"PertMon","year":"0","key":"ref44"},{"journal-title":"SPEC OMP","year":"2001","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.30"},{"journal-title":"SPEC CPU","year":"2006","key":"ref25"}],"event":{"name":"2017 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2017,10,1]]},"location":"Seattle, WA","end":{"date-parts":[[2017,10,3]]}},"container-title":["2017 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8122074\/8167743\/08167772.pdf?arnumber=8167772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T17:46:49Z","timestamp":1516038409000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8167772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2017.8167772","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}