{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:05:08Z","timestamp":1725707108353},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/iiswc.2017.8167774","type":"proceedings-article","created":{"date-parts":[[2017,12,7]],"date-time":"2017-12-07T23:28:15Z","timestamp":1512689295000},"page":"167-176","source":"Crossref","is-referenced-by-count":4,"title":["Exploring the impact of memory block permutation on performance of a crossbar ReRAM main memory"],"prefix":"10.1109","author":[{"given":"Morteza","family":"Ramezani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nima","family":"Elyasi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Arjomand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Sivasubramaniam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357164"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482082"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"journal-title":"PerfKit Benchmarker","article-title":"Google","year":"2016","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2017.2697910"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.66"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853228"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.31"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref28","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2420954"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref3","first-page":"19","article-title":"Evidence and solution of over-RESET problem for HfO x based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"IEDM"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3143314.3078547"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062187"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2016.79"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993611"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.56"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"ref20","first-page":"57","article-title":"Design Tradeoffs for SSD Performance","author":"agrawal","year":"2008","journal-title":"USENIX ATC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555758"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"}],"event":{"name":"2017 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2017,10,1]]},"location":"Seattle, WA","end":{"date-parts":[[2017,10,3]]}},"container-title":["2017 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8122074\/8167743\/08167774.pdf?arnumber=8167774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T17:37:32Z","timestamp":1570469852000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8167774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2017.8167774","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}