{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T22:53:18Z","timestamp":1775083998840,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/iiswc.2018.8573496","type":"proceedings-article","created":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T00:48:21Z","timestamp":1544748501000},"page":"168-178","source":"Crossref","is-referenced-by-count":6,"title":["Simulating PCI-Express Interconnect for Future System Exploration"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Alian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna Parasuram","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","author":"wrinkles","year":"2003","journal-title":"Sizing of the replay buffer in pci express devices"},{"key":"ref31","year":"0","journal-title":"Intel x99"},{"key":"ref30","year":"0","journal-title":"Intel solid-state drive dc p3700 series"},{"key":"ref10","author":"budruk","year":"2004","journal-title":"PCI express system architecture"},{"key":"ref11","year":"2018","journal-title":"Bus mastering — Wikipedia the free encyclopedia"},{"key":"ref12","year":"0","journal-title":"PCI"},{"key":"ref13","year":"0","journal-title":"Pci configuration space"},{"key":"ref14","year":"0","journal-title":"Pcilocalbus"},{"key":"ref15","year":"2007","journal-title":"Pci express packet latency matters"},{"key":"ref16","year":"2018","journal-title":"Memory-mapped i\/o — Wikipedia the free encyclopedia"},{"key":"ref17","year":"2018","journal-title":"Message signaled interrupts — Wikipedia the free encyclopedia"},{"key":"ref18","year":"0","journal-title":"Pci local bus"},{"key":"ref19","author":"sadri","year":"0","journal-title":"Zynq training - session 02 - what is an axi interconnect? Youtube"},{"key":"ref28","year":"2018","journal-title":"Dd (unix) — Wikipedia the free encyclopedia"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975287"},{"key":"ref27","author":"ajanovic","year":"0","journal-title":"PCI express 3 0 overview"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/CLUSTER.2017.86","article-title":"Understanding the Role of GPGPUAccelerated SoC-Based ARM Clusters","author":"azimi","year":"2017","journal-title":"Cluster Computing (CLUSTER) 2017 IEEE International Conference on"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2299539"},{"key":"ref29","year":"0","journal-title":"dd Convert and copy a file"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2438295"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2750658"},{"key":"ref7","article-title":"Enabling realistic logical device interface and driver for nvm express enabled full system simulations","author":"gouk","year":"2017","journal-title":"International Journal of Parallel Programming"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref9","year":"0","journal-title":"XeonTM platinum 8180m processor"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","year":"0","journal-title":"Pci configuration space — Wikipedia the free encyclopedia"},{"key":"ref22","author":"rubini","year":"2001","journal-title":"Linux Device Drivers"},{"key":"ref21","year":"2018","journal-title":"Pci express switch enumeration using vmm-based designware verification ip"},{"key":"ref24","year":"0","journal-title":"The PCI ID Repository"},{"key":"ref23","volume":"6","year":"2014","journal-title":"Intel 82574 GbE Controller Family Intel"},{"key":"ref26","author":"technology","year":"0","journal-title":"Pex8796 product brief"},{"key":"ref25","author":"rodriguez","year":"0","journal-title":"Addressinglatencyissuesinpcie"}],"event":{"name":"2018 IEEE International Symposium on Workload Characterization (IISWC)","location":"Raleigh, NC","start":{"date-parts":[[2018,9,30]]},"end":{"date-parts":[[2018,10,2]]}},"container-title":["2018 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8554060\/8573472\/08573496.pdf?arnumber=8573496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T12:49:44Z","timestamp":1643287784000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8573496\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iiswc.2018.8573496","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}