{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:04:15Z","timestamp":1756771455945,"version":"3.44.0"},"reference-count":50,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/iiswc47752.2019.9042051","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T04:55:14Z","timestamp":1584680114000},"page":"143-154","source":"Crossref","is-referenced-by-count":8,"title":["Evaluation of Non-Volatile Memory Based Last Level Cache Given Modern Use Case Behavior"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Hankin","sequence":"first","affiliation":[{"name":"Tufts University,Department of Electrical and Computer Engineering"}]},{"given":"Tomer","family":"Shapira","sequence":"additional","affiliation":[{"name":"Tufts University,Department of Electrical and Computer Engineering"}]},{"given":"Karthik","family":"Sangaiah","sequence":"additional","affiliation":[{"name":"Drexel University,Department of Electrical and Computer Engineering"}]},{"given":"Michael","family":"Lui","sequence":"additional","affiliation":[{"name":"Drexel University,Department of Electrical and Computer Engineering"}]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[{"name":"Tufts University,Department of Electrical and Computer Engineering"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389113"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.69"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894357"},{"key":"ref32","first-page":"12.7.1","article-title":"Fully integrated 54nm stt-ram with the smallest bit cell dimension for high density memory application","author":"chung","year":"0","journal-title":"2010 International Electron Devices Meeting"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref30","article-title":"A 0.1um 1.8v 256mb 66mhz synchronous burst pram","author":"s k","year":"0","journal-title":"International Solid-State Circuits Conference"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3050440"},{"key":"ref36","first-page":"14t","article-title":"Highly reliable taox reram with centralized filament for 28-nm embedded application","author":"hayakawa","year":"0","journal-title":"2015 Symposium on VLSI Technology (VLSI Technology)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967060"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058920"},{"key":"ref28","first-page":"48","article-title":"Enhanced write performance of a 64 mb phase-change random access memory","volume":"1","author":"oh","year":"2005","journal-title":"ISSCC 2005 IEEE International Digest of Technical Papers Solid-State Circuits Conference 2005"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346910"},{"key":"ref2","first-page":"143","article-title":"Technology comparison for large last-level caches (I3cs): Low-leakage sram, low write-energy stt-ram, and refresh-optimized edram","author":"chang","year":"0","journal-title":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"ref1","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","author":"gaur","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591525"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487708"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6010001"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557175"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref26","first-page":"433","author":"fan","year":"2013","journal-title":"Aegis partitioning data block for efficient recovery of stuck-at-faults in phase change memory"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694352"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00030"},{"key":"ref10","first-page":"239","author":"sun","year":"2009","journal-title":"A novel architecture of the 3d stacked mram 12 cache for cmps"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208291"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001192"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7567\/APEX.7.103001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175583"},{"key":"ref16","article-title":"Couture: Tailoring stt-mram for persistent main memory","author":"shihab","year":"2016","journal-title":"4th Workshop on Interactions of NVM\/Flash with Operating Systems and Workloads (INFLOW 16)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062963"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1145\/2370816.2370860","article-title":"Introducing Hierarchy-Awareness in Replacement and Bypass Algorithms for Last-Level Caches","author":"mainak chaudhuri","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00035"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1145\/1454115.1454145","article-title":"Adaptive Insertion Policies for Managing Shared Caches","author":"aamer jaleel","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001148"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"journal-title":"The PARSEC benchmark suite","year":"2012","author":"lapuerta","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573476"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581275"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"Spec cpu2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit News"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"}],"event":{"name":"2019 IEEE International Symposium on Workload Characterization (IISWC)","start":{"date-parts":[[2019,11,3]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2019,11,5]]}},"container-title":["2019 IEEE International Symposium on Workload Characterization (IISWC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9027808\/9041927\/09042051.pdf?arnumber=9042051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:26:25Z","timestamp":1756754785000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9042051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/iiswc47752.2019.9042051","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}