{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:17:15Z","timestamp":1729639035220,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ijcnn.2003.1223816","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"936-941","source":"Crossref","is-referenced-by-count":2,"title":["Toward an analog VLSI implementation of adaptive resonance theory (ART2)"],"prefix":"10.1109","volume":"2","author":[{"given":"S.K.","family":"Ganapathy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.H.","family":"Titus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.32008"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/72.655024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(05)80006-1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0045-7906(99)00008-7"},{"journal-title":"Analog IC Design The Current Mode Approach","year":"1990","author":"toumazou","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1109\/MWSCAS.1999.867753","article-title":"A current-mode analog memory for ncurocornputing","volume":"2","author":"panagiotopoulos","year":"2000","journal-title":"Circuits and Systems 2000 42nd Midwest Symposium on"},{"journal-title":"Analog VLSI and Neural Systems","year":"1989","author":"mcad","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FUZZY.1992.258656"},{"journal-title":"Fundamentals of Neural Networks Architectures Algorithms and Applications","year":"1994","author":"fausett","key":"ref18"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"1998","author":"baker","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/72.572093"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1364\/AO.26.004919"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/72.557695"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MASSP.1987.1165576"},{"key":"ref8","first-page":"394","article-title":"The design of a ncuro-microproccssor","volume":"3","author":"wawrzynck","year":"1992","journal-title":"IEEE Transactions on Neural Networks"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3994-0_14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1364\/AO.26.004919"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0734-189X(87)80014-2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/72.478401","article-title":"CMOS Current-Mode Neural Associative Memory Design with On-Chip Learning","volume":"7","author":"wu","year":"1996","journal-title":"IEEE Transactions on Neural Networks"}],"event":{"name":"2003 International Joint Conference on Neural Networks","acronym":"IJCNN-03","location":"Portland, OR, USA"},"container-title":["Proceedings of the International Joint Conference on Neural Networks, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8672\/27486\/01223816.pdf?arnumber=1223816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:26:27Z","timestamp":1497572787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1223816\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2003.1223816","relation":{},"subject":[]}}