{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:36Z","timestamp":1759146516932,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ijcnn.2003.1223849","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"1126-1131","source":"Crossref","is-referenced-by-count":4,"title":["Piecewise-linear modeling of analog circuits using trained feed-forward neural networks and adaptive clustering of hidden neurons"],"prefix":"10.1109","volume":"2","author":[{"given":"S.","family":"Doboli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Gothoskar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Doboli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/BF00713977","article-title":"Feasibility and Performance Region Modeling of Analog and Digital Circuits","author":"harjani","year":"1996","journal-title":"Analog Integrated Circuits and Signal Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310104"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6190-0"},{"article-title":"Design of Analog Integrated Circuits and Systems","year":"1994","author":"laker","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/514028.514030"},{"key":"ref15","article-title":"Learning internal representations by error propagation","volume":"i+ii","author":"rumelhart","year":"1986","journal-title":"Parallel Distributed Processing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2002.1000125"},{"journal-title":"An Introduction to Linear Programming and Game Theory","year":"1988","author":"thie","key":"ref17"},{"key":"ref18","article-title":"Extracting rules from artificial neural networks with distributed representations","volume":"7","author":"thrun","year":"1995","journal-title":"Advances in Neural Processing Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/72.728352"},{"key":"ref4","article-title":"Piecewise Linear Modeling of Analog Circuits based on Model Extraction from Trained Neural Networks","author":"doboli","year":"2002","journal-title":"Proc IEEE Int Behavioral Modeling and Simulation Workshop"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"431","DOI":"10.1109\/DAC.2002.1012664","article-title":"An Efficient Optimization-Based Technique to Generate Posynomial Performance Models for Analog Integrated Circuits","author":"daems","year":"2002","journal-title":"Proc of the Design Automation Conference"},{"key":"ref6","first-page":"328","article-title":"Hierarchical Constraint Transformation using Directed Interval Search for Analog System Synthesis","author":"dhanwada","year":"0","journal-title":"Proceedings of DATE 1999"},{"journal-title":"Pattern Classification and Scene Analysis","year":"1973","author":"duda","key":"ref5"},{"key":"ref8","first-page":"703","article-title":"Analog circuit design optimization based on symbolic simulator and simulated annealing","volume":"25","author":"gielen","year":"1990","journal-title":"IEEE JSSC"},{"key":"ref7","first-page":"1114","article-title":"Rule generation from neural networks","volume":"28","author":"fu","year":"1994","journal-title":"IEEE Trans Syst Man Cybern"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968600"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/B978-1-55860-335-6.50013-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968647"}],"event":{"name":"2003 International Joint Conference on Neural Networks","acronym":"IJCNN-03","location":"Portland, OR, USA"},"container-title":["Proceedings of the International Joint Conference on Neural Networks, 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8672\/27486\/01223849.pdf?arnumber=1223849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:26:26Z","timestamp":1497572786000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1223849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2003.1223849","relation":{},"subject":[]}}