{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:30:28Z","timestamp":1729650628978,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/ijcnn.2004.1380917","type":"proceedings-article","created":{"date-parts":[[2011,9,16]],"date-time":"2011-09-16T20:02:36Z","timestamp":1316203356000},"page":"1977-1981 vol.3","source":"Crossref","is-referenced-by-count":0,"title":["Architectural requirements for threshold logic gates based on resonant tunneling devices"],"prefix":"10.1109","member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/43.370427"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815603"},{"journal-title":"Second Annual Progress Report 2003","year":"2004","author":"prost","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815603"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/BF02478259"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1109\/92.894161","article-title":"Threshold logic circuit design of parallel adders using resonant tunnelling diodes","volume":"8","author":"pacha","year":"2000","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/55.244735"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1002\/cta.227"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.1997.628251"},{"year":"1963","author":"lewin","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5221600"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/55.485189"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046257"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757452"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/THZ.2002.1037596"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/1097-007X(200011\/12)28:6<537::AID-CTA126>3.0.CO;2-B"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030989"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046258"}],"event":{"name":"2004 IEEE International Joint Conference on Neural Networks","start":{"date-parts":[[2004,7,25]]},"location":"Budapest, Hungary","end":{"date-parts":[[2004,7,29]]}},"container-title":["2004 IEEE International Joint Conference on Neural Networks (IEEE Cat No 04CH37541) IJCNN-04"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9486\/30107\/01380917.pdf?arnumber=1380917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T06:28:17Z","timestamp":1497940097000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1380917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2004.1380917","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}