{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:36:02Z","timestamp":1729614962395,"version":"3.28.0"},"reference-count":55,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ijcnn.2004.1380921","type":"proceedings-article","created":{"date-parts":[[2005,1,31]],"date-time":"2005-01-31T12:28:44Z","timestamp":1107174524000},"page":"1995-2000","source":"Crossref","is-referenced-by-count":1,"title":["A charge recycling differential noise immune perceptron"],"prefix":"10.1109","volume":"3","author":[{"given":"J.","family":"Nyathi","sequence":"first","affiliation":[]},{"given":"V.","family":"Beiu","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tatapudi","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Betowski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/4.508261"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.1999.810435"},{"year":"0","author":"barnes","key":"33"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2000.913029"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1080\/002072198134724"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870674"},{"key":"38","article-title":"A balanced capacitive threshold logic gate","author":"garci?a","year":"2000","journal-title":"Proc DCIS"},{"key":"43","first-page":"29","article-title":"New types of digital comparators","volume":"1","author":"lo?pez","year":"1995","journal-title":"Proc ISCAS"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/16.536816"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/82.663810"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235276"},{"key":"22","first-page":"1936","article-title":"Dynamic half rail differential logic for low power","author":"choe","year":"1997","journal-title":"Proc ISSCC"},{"key":"23","first-page":"1904","article-title":"A true single-phase clocking scheme for low-power and high-speed VLSI","author":"kong","year":"1997","journal-title":"ISSCC"},{"key":"24","first-page":"157","article-title":"Modified half rail differential logic for reduced internal logic swing","volume":"2","author":"won","year":"1998","journal-title":"Proc ISCAS"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922194"},{"key":"26","first-page":"226","article-title":"CMOS pass-gate no-race charge-recycling logic (CPNCL)","volume":"1","author":"yoo","year":"1999","journal-title":"Proc ISSCC"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000386"},{"key":"28","first-page":"148","article-title":"A low-power 3-phase half rail pass-gate differential logic","volume":"4","author":"lin","year":"2001","journal-title":"Proc ISCAS"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912654"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2003.1223825"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.5.1015"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02478259"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/SSMSD.2003.1190402"},{"key":"6","first-page":"324","article-title":"a low-power and high-performance cmos fingerprint sensing and encoding architecture","author":"jung","year":"1998","journal-title":"the 24th European Solid-State Circuits Conference"},{"year":"1995","author":"lev","key":"5"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/SCS.2003.1227096"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.5949"},{"key":"31","first-page":"289","article-title":"Norace charge recycling complementary pass transistor logic (NCRCPL) for low power applications","volume":"5","author":"abbasian","year":"2003","journal-title":"Proc ISCAS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/5.573741"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MTS.2008.924862"},{"key":"19","first-page":"302","article-title":"Charge recycling differential logic for low-power application","author":"kong","year":"1996","journal-title":"Proc ISSCC"},{"journal-title":"International Technology Roadmap for Semiconductor","year":"2003","key":"55"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/4.535412"},{"key":"18","first-page":"61","article-title":"A I-V 1-Mb SRAM for portable equipment","author":"morimura","year":"1996","journal-title":"Proc Intl Symp Low Power Electronics & Design ISLPED"},{"year":"2003","author":"beiu","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482459"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2001.939025"},{"year":"2002","author":"beiu","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"1276","DOI":"10.1109\/4.938378","article-title":"Split-level precharge differential logic: A new type of high-speed charge-recycling differential logic","volume":"36","author":"lee","year":"2001","journal-title":"IEEE J Solid-State Circ"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2000.951456"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030271"},{"key":"20","first-page":"284","article-title":"Asynchronous sense differential logic","author":"kong","year":"1999","journal-title":"Proc ISSCC"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857208"},{"year":"1999","author":"prange","key":"48"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010742"},{"key":"44","first-page":"33","article-title":"CMOS capacitor coupling logic (C3L) logic circuits","author":"huang","year":"2000","journal-title":"Proc AP-ASIC"},{"key":"47","doi-asserted-by":"crossref","first-page":"633","DOI":"10.1049\/el:20020438","article-title":"compact parallel (m,n) counters based on self-timed threshold logic","volume":"38","author":"celinski","year":"2002","journal-title":"Electronics Letters"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1049\/el:19951471"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2001.967522"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1109\/4.508212"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878291"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1999.799416"},{"key":"50","doi-asserted-by":"crossref","first-page":"904","DOI":"10.1109\/4.766829","article-title":"Current sensing differential logic: A CMOS logic for high reliability and flexibility","volume":"34","author":"park","year":"1999","journal-title":"IEEE J Solid-State Circ"}],"event":{"name":"2004 IEEE International Joint Conference on Neural Networks","acronym":"IJCNN-04","location":"Budapest, Hungary"},"container-title":["2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9486\/30107\/01380921.pdf?arnumber=1380921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T11:18:50Z","timestamp":1497611930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1380921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2004.1380921","relation":{},"subject":[]}}