{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T05:30:47Z","timestamp":1730266247695,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ijcnn.2004.1381178","type":"proceedings-article","created":{"date-parts":[[2005,2,28]],"date-time":"2005-02-28T16:14:54Z","timestamp":1109607294000},"page":"3149-3154","source":"Crossref","is-referenced-by-count":8,"title":["The impact of modern FPGA architectures on neural hardware: a case study of the TOTEM neural processor"],"prefix":"10.1109","volume":"4","author":[{"given":"S.","family":"McBader","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Sartori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"Evolution, revolution and convolution. Recent progress in field-programmable logic","author":"alfke","year":"2001","journal-title":"Conference Tutorial 11th Int Conference on Field Programmable Logic and Applications"},{"journal-title":"The EXtreme Processing Platform (XPP) Technology","year":"0","key":"14"},{"key":"11","article-title":"Parallel signal processing boards: TOTEM PCI technical reference manual","volume":"12","year":"0","journal-title":"Product Documenation Rel"},{"journal-title":"Spartan ASIC Alternatives","year":"0","key":"12"},{"journal-title":"Riconoscimento di Targhe Automobilistiche con Reti Neurali","year":"2001","author":"mosna","key":"3"},{"key":"2","article-title":"NC3003 datasheet: TOTEM digital processor for neural networks","volume":"12","year":"0","journal-title":"Product Datasheet Rel"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICMNN.1994.593147"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233541"},{"key":"7","first-page":"1084","article-title":"SoftTOTEM: An FPGA implementation of the TOTEM parallel processor","author":"mcbader","year":"2002","journal-title":"Proc 12th Int Conf on Field Programmable Logic and Applications (Lecture Notes in Computer Science LNCS 2438)"},{"journal-title":"Application Note AN0001","article-title":"Using the NC3001 for DSP applications: Computing the DFT of a 256\ufffd256 image","year":"0","key":"6"},{"key":"5","article-title":"A flexible VLSI processor for fast neural network and fuzzy control implementation","author":"zorat","year":"1996","journal-title":"Conf of Soft Computing"},{"key":"4","article-title":"Neural compression: An integrated application to EEG signals","author":"battiti","year":"1995","journal-title":"International Workshop on Applications of Neural Networks in Telecommunications"},{"journal-title":"Product information","article-title":"The spartan-3 FPGA platform","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.6.2.126"}],"event":{"name":"2004 IEEE International Joint Conference on Neural Networks","acronym":"IJCNN-04","location":"Budapest, Hungary"},"container-title":["2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9486\/30109\/01381178.pdf?arnumber=1381178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:55:45Z","timestamp":1489460145000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1381178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2004.1381178","relation":{},"subject":[]}}