{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:14:52Z","timestamp":1729646092980,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ijcnn.2005.1555904","type":"proceedings-article","created":{"date-parts":[[2006,1,5]],"date-time":"2006-01-05T14:52:38Z","timestamp":1136472758000},"page":"627-632","source":"Crossref","is-referenced-by-count":0,"title":["Circuit implementation of multi-thresholded neuron (MTN) using BiCMOS technology"],"prefix":"10.1109","volume":"2","author":[{"family":"Xiaolei Zhu","sequence":"first","affiliation":[]},{"family":"Jizhong Shen","sequence":"additional","affiliation":[]},{"family":"Baoyong Chi","sequence":"additional","affiliation":[]},{"family":"Zhihua Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"104","article-title":"Dual- MOS FETs equivalent resistor[J]","volume":"39","author":"shen","year":"1999","journal-title":"Journal of Tsinghua University Science and Technology"},{"key":"22","first-page":"113","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"17","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"meed","year":"1989","journal-title":"Analog VLSI and Neural System"},{"key":"18","first-page":"671","article-title":"Analysis and optimization of BiCOMS gate circuits[J]","volume":"29","author":"tadahiro","year":"1994","journal-title":"IEEE Trans Solid-State Circuits"},{"key":"15","first-page":"108","article-title":"A hybrid analog and digital VLSI neural network for intracardiac morphology classification[J]","volume":"30","author":"richard","year":"1995","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921290"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1990.137764"},{"key":"14","first-page":"1873","article-title":"Hardware requirements for digital VLSI implementation of neural networks [A]","author":"cesare","year":"1991","journal-title":"[C]\/\/ International Joint Conference on Neural Networks"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.1990.101597"},{"journal-title":"Neural Information Pressing and VLSI[M]","year":"1995","author":"choi","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1080\/00207219308907091"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1999.779692"},{"key":"20","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MASSP.1987.1165576","article-title":"An introduction to computing with neural nets [J]","author":"lippman","year":"1987","journal-title":"IEEE ASSP Magazine"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CAMP.2000.875962"},{"journal-title":"Neural Networks Theoretical Foundation and Analysis","year":"1992","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICONIP.2002.1198207"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1998.679434"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344645"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1992.226989"},{"key":"4","first-page":"1","article-title":"Multi-valued neuron (MVN) and multi-thresholded neuron(MTN). Their combination and applications[J]","volume":"3","author":"wang","year":"1996","journal-title":"Acta Electronica Sinica"},{"key":"9","first-page":"1004","article-title":"Analog circuit for synapse neural networks VLSI implementation [A]","volume":"2","author":"chible","year":"2000","journal-title":"IEEE International Conference on Circuits and Systems"},{"key":"8","first-page":"1","author":"torsten","year":"1994","journal-title":"Hardware Learning in Analogue VLSI Neural Networks [D]"}],"event":{"name":"International Joint Conference on Neural Networks 2005","acronym":"IJCNN-05","location":"Montreal, Que., Canada"},"container-title":["Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10421\/33089\/01555904.pdf?arnumber=1555904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T02:08:27Z","timestamp":1497665307000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1555904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2005.1555904","relation":{},"subject":[]}}