{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:06:15Z","timestamp":1776528375982,"version":"3.51.2"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1109\/ijcnn.2008.4633828","type":"proceedings-article","created":{"date-parts":[[2008,9,29]],"date-time":"2008-09-29T20:31:26Z","timestamp":1222720286000},"page":"431-438","source":"Crossref","is-referenced-by-count":175,"title":["Wafer-scale integration of analog neural networks"],"prefix":"10.1109","author":[{"given":"Johannes","family":"Schemmel","sequence":"first","affiliation":[]},{"given":"Johannes","family":"Fieres","sequence":"additional","affiliation":[]},{"given":"Karlheinz","family":"Meier","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1152\/jn.00686.2005"},{"key":"18","article-title":"analog floating gate memory in a 0.18 m single-poly cmos process","author":"srowig","year":"2007","journal-title":"Internal FACETS documentation"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2724-4"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/72.286916"},{"key":"13","first-page":"1997","article-title":"redundancy and high-volume manufacturing methods","volume":"q4","author":"hampson","year":"1997","journal-title":"Intel Technology Journal"},{"key":"14","year":"0","journal-title":"Zebra elastomeric connectors"},{"key":"11","author":"gilleo","year":"2003","journal-title":"Area Array Packaging Processes for BGA Flip Chip and CSP"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1016\/S0378-4371(02)01340-7"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1080\/09548980600774619"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378286"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"10","article-title":"algorithms for implementing biological spiking network models on a configurable wafer-scale hardware system","author":"fieres","year":"2008","journal-title":"Accepted for publication in the 'Proceedings of the 2008 International Joint Conference on Neural Networks (IJCNN'08)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378289"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2006.1716062"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2004.1380861"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.6.1437"},{"key":"9","article-title":"wafer-scale vlsi implementations of pulse coupled neural networks","author":"ehrlich","year":"2007","journal-title":"Proceedings of Fourth International Multi-Conference on Systems Signals & Devices (IEEE SSD07)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1038\/nrn1519"}],"event":{"name":"2008 IEEE International Joint Conference on Neural Networks (IJCNN 2008 - Hong Kong)","location":"Hong Kong, China","start":{"date-parts":[[2008,6,1]]},"end":{"date-parts":[[2008,6,8]]}},"container-title":["2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4625775\/4633757\/04633828.pdf?arnumber=4633828","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:06:51Z","timestamp":1489676811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4633828\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2008.4633828","relation":{},"subject":[],"published":{"date-parts":[[2008,6]]}}}