{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:35:15Z","timestamp":1761323715717},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/ijcnn.2010.5596820","type":"proceedings-article","created":{"date-parts":[[2010,10,19]],"date-time":"2010-10-19T14:58:15Z","timestamp":1287500295000},"page":"1-5","source":"Crossref","is-referenced-by-count":35,"title":["FPGA implementation of a support vector machine for classification and regression"],"prefix":"10.1109","author":[{"given":"Marta","family":"Ruiz-Llata","sequence":"first","affiliation":[]},{"given":"Guillermo","family":"Guarnizo","sequence":"additional","affiliation":[]},{"given":"Mar","family":"Yebenes-Calvino","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2007.12.006"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04274-4_49"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.877537"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/34.683777"},{"key":"ref16","article-title":"Support Vector Machines for Classification and Regression","author":"gunn","year":"1997","journal-title":"Technical Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2440-0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.887319"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816033"},{"journal-title":"Learning with kernels","year":"2002","author":"sch\u00f6lkopf","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.23"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.06.0105.0022"},{"key":"ref2","article-title":"LogTOTEM: A Logarithmic Neural Processor and its Implementation on an FPGA Fabric","author":"lee","year":"0","journal-title":"IJCNN 2007"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816035"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2009.2034709"}],"event":{"name":"2010 International Joint Conference on Neural Networks (IJCNN)","start":{"date-parts":[[2010,7,18]]},"location":"Barcelona, Spain","end":{"date-parts":[[2010,7,23]]}},"container-title":["The 2010 International Joint Conference on Neural Networks (IJCNN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5581822\/5595732\/05596820.pdf?arnumber=5596820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:37:29Z","timestamp":1489887449000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5596820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2010.5596820","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}