{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:57:04Z","timestamp":1759147024770,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/ijcnn.2019.8852109","type":"proceedings-article","created":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T03:44:32Z","timestamp":1569901472000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["FPCAS: In-Memory Floating Point Computations for Autonomous Systems"],"prefix":"10.1109","author":[{"given":"Sina Sayyah","family":"Ensan","sequence":"first","affiliation":[]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2703863"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927219"},{"key":"ref14","article-title":"Intelligent ram (iram): Chips that remember and compute","author":"patterson","year":"1997","journal-title":"IEEE International Solid-State Circuits Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858415"},{"article-title":"Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using dram","year":"2016","author":"seshadri","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927095"},{"article-title":"Training deep neural networks with low precision multiplications","year":"2014","author":"courbariaux","key":"ref18"},{"journal-title":"Computer Organization and Design","year":"2007","author":"patterson","key":"ref19"},{"key":"ref4","article-title":"Beyond von neumannlogic operations in passive crossbar arrays alongside memory operations","volume":"23","author":"linne","year":"2012","journal-title":"Nanotechnology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2846699"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062337"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref8","article-title":"Dynamic computing in memory (dcim) in resistive crossbar arrays","author":"motaman","year":"2019","journal-title":"ICCD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2018.104"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"year":"0","key":"ref20","article-title":"Predictive technology model"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131653"},{"year":"0","key":"ref21","article-title":"Arizona state university rram model"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-05960-0_32"},{"key":"ref23","article-title":"Numerical estimation of yield in sub-100-nm sram design using monte carlo simulation","author":"hyunwoo","year":"2008","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314418"}],"event":{"name":"2019 International Joint Conference on Neural Networks (IJCNN)","start":{"date-parts":[[2019,7,14]]},"location":"Budapest, Hungary","end":{"date-parts":[[2019,7,19]]}},"container-title":["2019 International Joint Conference on Neural Networks (IJCNN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8840768\/8851681\/08852109.pdf?arnumber=8852109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:48:47Z","timestamp":1658094527000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8852109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ijcnn.2019.8852109","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}