{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:09:59Z","timestamp":1740100199022,"version":"3.37.3"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,7,18]],"date-time":"2021-07-18T00:00:00Z","timestamp":1626566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,7,18]],"date-time":"2021-07-18T00:00:00Z","timestamp":1626566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,7,18]],"date-time":"2021-07-18T00:00:00Z","timestamp":1626566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["2000851,1948201"],"award-info":[{"award-number":["2000851,1948201"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,7,18]]},"DOI":"10.1109\/ijcnn52387.2021.9534037","type":"proceedings-article","created":{"date-parts":[[2021,9,20]],"date-time":"2021-09-20T21:27:41Z","timestamp":1632173261000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Systolic-Array Spiking Neural Accelerators with Dynamic Heterogeneous Voltage Regulation"],"prefix":"10.1109","author":[{"given":"Jeong-Jun","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhao","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenrui","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380200"},{"key":"ref30","first-page":"7802","article-title":"Spike-train level backpropagation for training deep recurrent spiking neural networks","author":"zhang","year":"2019","journal-title":"Advances in neural information processing systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750389"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511815706"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2014.106"},{"key":"ref16","first-page":"55","article-title":"Sso-lsm: A sparse and self-organizing architecture for liquid state machine based neural processors","author":"jin","year":"2016","journal-title":"2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH)"},{"key":"ref17","article-title":"Hybrid macro\/micro level backpropagation for training deep spiking neural networks","author":"jin","year":"2018","journal-title":"ArXiv Preprint"},{"key":"ref18","first-page":"123","article-title":"System level analysis of fast, per-core dvfs using on-chip switching regulators","author":"kim","year":"2008","journal-title":"2008 IEEE 14th International Symposium on High Performance Computer Architecture"},{"key":"ref19","first-page":"821","article-title":"Packing sparse convolutional neural networks for efficient systolic array implementations: Column combining under joint optimization","author":"kung","year":"0","journal-title":"Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - AS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.01.010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.781"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-020-9686-z"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s00422-006-0068-6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2923911"},{"key":"ref5","first-page":"787","article-title":"Long short-term memory and learning-to-learn in networks of spiking neurons","author":"bellec","year":"0","journal-title":"Advances in Neural Information Processing Systems 2018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176428"},{"key":"ref7","first-page":"486","article-title":"Dynamic heterogeneous voltage regulation for systolic array-based dnn accelerators","author":"chen","year":"2020","journal-title":"2020 IEEE 38th International Conference on Computer Design (ICCD)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275035"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-013-1501-0"},{"key":"ref1","first-page":"265","article-title":"Tensorflow: A system for large-scale machine learning","author":"abadi","year":"0","journal-title":"12th USENIX Symposium on Operating Systems Design and Implementation ( OSDI 16)"},{"key":"ref20","first-page":"57","article-title":"Reconfigurable dataflow optimization for spatiotemporal spiking neural computation on systolic array accelerators","author":"lee","year":"2020","journal-title":"2020 IEEE 38th International Conference on Computer Design (ICCD)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927185"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"508","DOI":"10.3389\/fnins.2016.00508","article-title":"Training deep spiking neural networks using backpropagation","volume":"10","author":"lee","year":"2016","journal-title":"Frontiers in Neuroscience"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657019"},{"key":"ref23","article-title":"Flexsa: Flexible systolic array architecture for efficient pruned dnn model training","author":"lym","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref26","article-title":"Scale-sim: Systolic cnn accelerator simulator","author":"samajdar","year":"2018","journal-title":"ArXiv Preprint"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9136985"}],"event":{"name":"2021 International Joint Conference on Neural Networks (IJCNN)","start":{"date-parts":[[2021,7,18]]},"location":"Shenzhen, China","end":{"date-parts":[[2021,7,22]]}},"container-title":["2021 International Joint Conference on Neural Networks (IJCNN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9533266\/9533267\/09534037.pdf?arnumber=9534037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:46:17Z","timestamp":1652197577000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9534037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,18]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ijcnn52387.2021.9534037","relation":{},"subject":[],"published":{"date-parts":[[2021,7,18]]}}}