{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:04:04Z","timestamp":1725707044642},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/imw51353.2021.9439621","type":"proceedings-article","created":{"date-parts":[[2021,5,31]],"date-time":"2021-05-31T22:40:32Z","timestamp":1622500832000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Write-In-Place Operation and It's Advantages to Upgrade the 3D AND-type Flash Memory Performances"],"prefix":"10.1109","author":[{"given":"Hang-Ting","family":"Lue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tzu-Hsuan","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Lin","family":"Sung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teng-Hao","family":"Yeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keh-Chung","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Yuan","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993642"},{"key":"ref3","first-page":"115","article-title":"3D AND: A 3D Stackable Flash Memory Architecture to Realize High-Density and Fast-Read 3D NOR Flash and Storage-Class Memory","author":"lue","year":"0","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510688"},{"journal-title":"THREE-DIMENSIONAL STACKED AND-TYPE FLASH MEMORY STRUCTURE ND METHODS OF MANUFACTURING AND OPERATING THE SAME","year":"2011","author":"lue","key":"ref1"}],"event":{"name":"2021 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2021,5,16]]},"location":"Dresden, Germany","end":{"date-parts":[[2021,5,19]]}},"container-title":["2021 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9439548\/9439588\/09439621.pdf?arnumber=9439621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:21:51Z","timestamp":1657333311000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9439621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/imw51353.2021.9439621","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}