{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:27:14Z","timestamp":1763458034746},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/imw51353.2021.9439624","type":"proceedings-article","created":{"date-parts":[[2021,5,31]],"date-time":"2021-05-31T22:40:32Z","timestamp":1622500832000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["A Technology Path for Scaling Embedded FeRAM to 28nm with 2T1C Structure"],"prefix":"10.1109","author":[{"given":"Jae","family":"Hur","sequence":"first","affiliation":[]},{"given":"Yuan-Chun","family":"Luo","sequence":"additional","affiliation":[]},{"given":"Zheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wonbo","family":"Shim","sequence":"additional","affiliation":[]},{"given":"Asif Islam","family":"Khan","sequence":"additional","affiliation":[]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757412"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724605"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2019.8739742"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993663"},{"key":"ref7","article-title":"Double-gate W-doped amorphous indium oxide transistors for monolithic 3D capacitorless gain cell eDRAM","author":"h","year":"2020","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993485"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/IEDM13553.2020.9372077","article-title":"Interplay of switching characteristics, cycling endurance and multilevel retention of ferroelectric capacitor","author":"hur","year":"2020","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265063"}],"event":{"name":"2021 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2021,5,16]]},"location":"Dresden, Germany","end":{"date-parts":[[2021,5,19]]}},"container-title":["2021 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9439548\/9439588\/09439624.pdf?arnumber=9439624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,29]],"date-time":"2022-12-29T06:02:48Z","timestamp":1672293768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9439624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/imw51353.2021.9439624","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}